

REF ID: A6P8541  
23-JAN-78 13:36 REC0000-D PDP8004 MAINTENANCE MODE DIAGNOSTIC L MBR80081052 23-JAN-780093800C PHASE 780000

.REM !

IDENTIFICATION

-----

PRODUCT CODE: AC-8024D-MC

PRODUCT NAME: CERSDDO RH70-RS04 MAINT MODE  
(RH70-RS04 MAINTENANCE MODE DIAGNOSTIC)

DATE: JANUARY , 1978

MAINTAINER: DIAGNOSTIC GROUP

AUTHORS: STANLEY HARACKIEWICZ

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

NO RESPONSIBILITY IS ASSUMED FOR THE USE OR RELIABILITY OF SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL OR ITS AFFILIATED COMPANIES.

COPYRIGHT (C) 1975,1978 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL  
DEC

PDP  
DECUS

UNIBUS  
DECTAPE

MASSBUS

## TABLE OF CONTENTS

CONTENTS

1. ABSTRACT
- 1.1 DESIGN PHILOSOPHY
2. REQUIREMENTS
- 2.1 EQUIPMENT
- 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
4. STARTING PROCEDURE
- 4.1 CONTROL SWITCH SETTINGS
- 4.2 STARTING ADDRESS
- 4.3 PROGRAM AND/OR OPERATING PROCEDURE
5. OPERATIONAL SWITCH SETTINGS
- 5.1 SUBROUTINE ABSTRACT
6. ERRORS
7. RESTRICTIONS
8. MISCELLANEOUS
- 8.1 EXECUTION TIME
- 8.2 STACK POINTER
9. TEST DESCRIPTION

D01

## DESCRIPTION

## 1. ABSTRACT

THIS DIAGNOSTIC WILL LET THE OPERATOR SELECT ONE OF TWO MODES OF OPERATION. THE OPERATOR MAY SELECT WHICH DRIVE HE WANTS TESTED OR HE CAN LET THE PROGRAM SEQUENCE THROUGH ALL THE DRIVES ON THE SYSTEM.

THE FIRST PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE REGISTERS ASSOCIATED WITH THE DRIVE UNDER TEST. THE PROGRAM WILL ALSO TEST THE RH CONTROLLER REGISTERS TO CONFIRM THAT, FOR THE MOST PART, THE CONTROLLER IS WORKING CORRECTLY.

THE SECOND PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE IN "MAINTENANCE MODE".

THE R504 HAS BEEN DESIGNED WITH BUILT-IN TEST CAPABILITIES. THIS "MAINTENANCE MODE" TEST CAPABILITY ISOLATES THE DIGITAL ELECTRONICS FROM THE ANALOG AND ALLOWS INDEPENDENT TESTING OF THE DIGITAL LOGIC. THEREFORE, FAILURES LOCATED ENTIRELY IN THE LOGIC CAN BE SEPARATED FROM FAILURES OCCURRING IN THE ANALOG ELECTRONICS OR THE HEAD/DISK SUBASSEMBLY.

## 1.1 DESIGN PHILOSOPHY

BY SETTING BIT 00 IN THE MAINTENANCE REGISTER, THE MAINTENANCE MODE LOGIC IS ENABLED, AND THE REMAINING READ/WRITE BITS IN THE MAINTENANCE REGISTER ARE SUBSTITUTED FOR THE CORRESPONDING SIGNALS NORMALLY ORIGINATING FROM THE HEAD/DISK SUBASSEMBLY. THE READ-ONLY BITS IN THE MAINTENANCE REGISTER REFLECT THE STATES OF MAJOR SIGNALS DURING DRIVE OPERATION. BY SETTING AND CLEARING THE READ/WRITE BITS IN PREDETERMINED SEQUENCES AND SIMULTANEOUSLY MONITORING THE READ-ONLY BITS, IT IS POSSIBLE TO VERIFY THE OPERATION OF ALL OF THE DRIVE'S LOGIC. THIS INCLUDES ALL DRIVE TIMING AS WELL AS THE LOGIC ASSOCIATED WITH READING AND WRITING DATA.

## --CAUTION--

A THOROUGH UNDERSTANDING OF THE R504 LOGIC IS REQUIRED TO UTILIZE THIS DIAGNOSTIC EFFECTIVELY. REFER TO SECTIONS 2 AND 3 OF THE "R504 DECDISK SERVICE MANUAL" (DEC-00-HRS4A-A-D) FOR DESCRIPTIONS OF THE DRIVE LOGIC.

## 2. REQUIREMENTS

## 2.1 EQUIPMENT

## DESCRIPTION

PDP-11 WITH A MINIMUM OF 8K OF MEMORY AND AN RM11 CONTROLLER WITH A RS04 DISK.

## 2.3 PRELIMINARY PROGRAMS

NONE

## 3. LOADING PROCEDURE

USE STANDARD PROCEDURE FOR ABS TAPES.

## 4. STARTING PROCEDURE

## 4.1 CONTROL SWITCH SETTINGS

SEE SECTION 5 (ALL DOWN FOR WORST CASE TESTING)

## 4.2 STARTING ADDRESSES

## 4.3 PROGRAM AND/OR OPERATOR ACTION

LOAD PROGRAM INTO MEMORY USING ABS LOADER.

## STARTING ADDRESSES

## 1. STARTING ADDRESS 200

A. SET SWITCHES (SEE SECTION 5)

B. PRESS START

C. THE PROGRAM WILL TYPE:

TEST ALL DRIVES? (Y OR N)

D. IF THE OPERATOR TYPES "Y" THE PROGRAM WILL TEST ALL RS04 DRIVES ON THE SYSTEM

E. IF THE OPERATOR TYPES "N" THE PROGRAM WILL TYPE

## DESCRIPTION

TYPE UNIT #

THE PROGRAM WILL ONLY TEST THAT DRIVE. THE PROGRAM WILL THEN TYPE:

"ALL ERROR LIGHTS ON SELECTED UNIT SHOULD BE ON - CHECK - THEN HIT CONT"

THE OPERATOR SHOULD CHECK THESE LIGHTS TO MAKE SURE THAT THEY ARE ALL ON - THEN HIT CONTINUE. THE PROGRAM WILL THEN START TESTING THE UNIT THAT WAS SELECTED.

## 2. STARTING ADDRESS 220

- A. SET SWITCHES (SEE SECTION 5)
- B. PRESS START
- C. THE PROGRAM WILL THEN TEST ALL R504 DRIVES ON THE SYSTEM.

## 5. OPERATIONAL SWITCH SETTINGS

SWITCH SETTINGS ARE:

SW<15>	= 1	..... HALT ON ERROR
SW<14>	= 1	..... LOOP ON TEST
SW<13>	= 1	..... INHIBIT TIMEOUTS
SW<12>	= 1	..... TIMEOUT ALL ERRORS IN DATA COMPARE ROUTINE
SW<11>	= 1	..... RUN MAINTENANCE MODE VERIFY TEST
SW<10>	= 1	..... BELL ON ERROR
SW<09>	= 0	..... BELL ON PASS COMPLETE
SW<08>	= 1	..... LOOP ON ERROR
SW<07>	= 1	..... LOOP ON TEST IN SW<7:0>

## 5.1 SUBROUTINE ABSTRACTS

THIS PROGRAM USES TRAP INSTRUCTIONS TO EXECUTE CLOCKING AND REGISTER CHECKING. THE TRAP INSTRUCTIONS THAT WE USED, ARE LISTED BELOW WITH A BRIEF DESCRIPTION OF WHAT EACH ONE DOES.

## 5.1.1 CLRDK

TRAPS TO A TAG CALLED "CLRD". THIS ROUTINE CLEARS ALL REGISTERS BY SETTING THE "CLEAR BIT" IN RSCS2. (MOV#40,JRHCS2) THE NUMBER OF THE UNIT UNDER TEST IS THEN RELOADED INTO RSCS2 AND THE PROGRAM RETURNS TO

## DESCRIPTION

THE NEXT INSTRUCTION FOLLOWING THE CLRDK INSTRUCTION.

## 5.1.2 MRDMD

TRAPS TO A TAG CALLED ".MRDMD". THIS ROUTINE PUTS THE DRIVE INTO MAINTENANCE MODE BY LOADING #000001 INTO RSMR AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRDMD INSTRUCTION.

## 5.1.3 MRINT

TRAPS TO A TAG CALLED ".MRINT".CLOCKS THE MAINTENANCE REGISTER TWICE WITH AN 11 AND A 1 AND RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRINT INSTRUCTION.

## 5.1.4 MRIND

TRAPS TO A TAG CALLED ".MRIND".CLOCKS AN INDEX PULSE INTO THE MAINTENANCE REGISTER THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRIND INSTRUCTION.

## 5.1.5 MRCLK

TRAPS TO A TAG CALLED ".MRCLK".CLOCKS THE MAINTENANCE REGISTER WITH AN 11 AND A 1 UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRCLK INSTRUCTION.

## 5.1.6 MRCK

TRAPS TO A TAG CALLED ".MRCK".THIS ROUTINE CHECKS THE MAINTENANCE REGISTER TO EQUAL THE VALUE FOLLOWING THE MRCK INSTRUCTION. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE CORRECT VALUE AND PRINTS OUT THE ERROR. IF THE MAINTENANCE REGISTER IS CORRECT, THE PROGRAM RETURNS TO THE INSTRUCTION FOLLOWING THE "HLT" INSTRUCTION.

## 5.1.7 DSCK

TRAPS TO A TAG CALLED ".DSCK".THIS ROUTINE CHECKS THE DRIVE STATUS REGISTER AND WORKS THE SAME WAY AS THE MRCK ROUTINE.

## DESCRIPTION

## 5.1.8 XBIT

TRAPS TO A TAG CALLED ".XBIT". THIS ROUTINE GETS THE TWO DATA BITS THAT ARE CURRENTLY BEING WRITTEN FROM THE DATA BUFFER IN CORE AND STORES ONE BIT IN A LOCATION CALLED NOWOD AND THE OTHER BIT IN LOCATION NOWEV. THE PREVIOUS CONTENTS OF NOWOD AND NOWEV ARE STORED IN LASTOD AND LASTEV, RESPECTIVELY. THIS INFORMATION IS USED BY THE CLKD1 AND CLKD2 ROUTINES TO DETERMINE THE CORRECT STATES OF THE MWDB (BIT 12) AND MWDT (BIT 14) IN BITS IN RSMR WHEN WRITING. THIS ROUTINE MAKES BITS 16 AND 17 OF EACH DATA WORD (RS04 WRITES 18 BIT WORDS EQUAL ZERO). THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE XBIT INSTRUCTION.

## 5.1.9 CLKD1 AND CLKD2

TRAPS TO LOCATIONS ".CLKD1" AND ".CLKD2". THESE TWO ROUTINES USE THE DATA BITS RECEIVED FROM THE XBIT ROUTINE TO DETERMINE THE CORRECT STATES OF MWDB (BIT 12) AND MWDT (BIT 14) IN RSMR WHEN WRITING. THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW, SB, AND SP BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE "HLT."

## 5.1.10 RBIT

TRAPS TO A TAG CALLED ".RBIT". THIS ROUTINE GETS THE TWO DATA BITS THAT ARE CURRENTLY BEING "READ" FROM THE DISK FROM THE INBUF DATA TABLE IN CORE AND STORES ONE BIT IN A LOCATION CALLED NOWOD AND THE OTHER BIT IN LOCATION NOWEV. THE PROGRAM THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE RBIT INSTRUCTION.

## 5.1.11 CLKR1 AND CLKR2

TRAPS TO LOCATIONS ".CLKR1" AND ".CLKR2". THESE TWO ROUTINES USING THE DATA BITS RECEIVED FROM THE RBIT ROUTINE SET AND CLEAR THE MRDB (BIT 2) AND MRDT (BIT 5) BITS IN RSMR IN THE PROPER SEQUENCE CORRESPONDING TO THE DATA PATTERN WHICH IS BEING "READ". THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW AND SB BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE HLT.

22-CERSD-C PH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 50  
CERSDC.P:1 23-JAN-78 13:36

#### DESCRIPTION

##### 5.1.12 SCOPE

THIS SUBROUTINE CALL IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS BEING ENTERED IN LOCATION "LAD". IF A SCOPE LOOP IS REQUESTED, THE CURRENT SUBTEST WILL BE LOODED UPON. THE CONTENTS OF LAD MAY BE USED TO DETERMINE THE LAST SUBTEST SUCCESSFULLY COMPLETED.

##### 5.1.13 HLT

THIS ROUTINE PRINTS OUT AN ERROR MESSAGE (SEE 6.1). TO INHIBIT TYPEOUTS, PUT SW<13> ON A 1.

##### 5.1.14 TRAPCATCHER

A ".+2" - "HALT" SEQUENCE IS REPEATED FROM 0 - 776 TO CATCH ANY UNEXPECTED TRAPS. THUS ANY UNEXPECTED TRAPS OR INTERRUPTS WILL HALT AT THE VECTOR + 2.

#### 6. ERRORS

##### 6.1 ERROR PRINTOUT

THE FORMAT IS AS FOLLOWS:

ADR CS1 = ----- CS2 = ----- ER = -----  
GOOD = ----- BAD = -----

WHERE:

CS1,CS2,ER ETC.	= RH11/R504 REGISTERS.
GOOD	= EXPECTED DATA.
BAD	= DATA RECEIVED.

TO FIND THE FAILING TEST, LOOK AT THE LISTING ABOVE THE ADDRESS TYPED

##### 6.2 ERROR RECOVERY

RESTART AT 200 OR AT 220

## DESCRIPTION

## 7. RESTRICTIONS

NONE

## 8. MISCELLANEOUS

## 8.1 EXECUTION TIME

A BELL WILL RING WITHIN ONE AND A HALF MINUTES WITH ALL SWITCHES DOWN.

## 8.2 STACK POINTER

STACK IS INITIALLY SET TO 500

## 9. TEST DESCRIPTION

## 1. TEST FOR ONLINE DRIVES

SET ERROR BITS IN RSER. THIS CAUSES ATTENTION SUMMARY BITS TO SET IN RSAS. DO FOR ALL DRIVES. RSAS HAS NOT YET BEEN TESTED. SO IN THE CASE OF NO BITS IN RSAS SETTING, DRIVE C IS TESTED.

## 2. RESET TEST FOR REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB, AND RSMR. DO A RESET AND TEST ALL R/W BITS TO BE CLEARED.

## 3. SET AND CLEAR ALL REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB AND RSMR AND TEST. SET ALTERNATE BITS AND CHECK TO MAKE SURE BITS ARE NOT TIED TOGETHER. NOW SET ALL BITS AND CLEAR THEM TO MAKE SURE ALL CAN BE CLEARED ONCE SET.

## 4. TEST "CLEAR BIT" IN RSCS2

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB, AND RSMR. SET CLEAR BIT IN RSCS2. NOW TEST ALL R/W BITS FOR 0 IN ALL THE ABOVE REGISTERS.

## 5. LOAD RSDB WITH ALL ONES AND ALL ZEROS

## DESCRIPTION

LOAD RSDB WITH A WORD OF ZEROS AND A WORD OF ONES. WAIT FOR "OR" TO SET AND THEN CHECK OUTPUT OF SILO. IF OR DID NOT SET ERROR MESSAGE APPEARS.

## 6. TEST PROGRAM INTERRUPT

THE PROGRAM FORCES A INTERRUPT BY MOVING A 300 INTO RSC51

## 7. MAINTENANCE TIMING TEST

THE FOLLOWING TEST ON THE RS04 DISK IS A SINGLE-STEPPED MAINTENANCE MODE TEST ON THE RS04 TIMING LOGIC. THE ACTUAL DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER I.E., THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE TIMING LOGIC. WE ARE TESTING THE ENTIRE "TIMING TRACK", INDEX PULSE FUNCTION, RESYNC AREA, SECTOR COUNTER, ETC.

- PUT DRIVE INTO MAINTENANCE MODE.
- ASSERT INDEX PULSE TO INITIALIZE DRIVE TIMING LOGIC.
- INDEX PULSE SHOULD CLEAR LOOK-AHEAD REGISTER.
- CLOCK TIMING TO STEP THROUGH RESYNC PERIOD.
- CHECK FOR SECTOR PULSE.
- PERFORM MAINTENANCE CLOCK OPERATION TO CHECK FOR 64 SECTOR PULSES.
- THE LOOK-AHEAD REGISTER SHOULD NOW POINT TO THE CURRENT SECTOR.
- REPEAT STEPS TO CLOCK THROUGH ALL THE SECTORS TO CHECK SECTOR COUNT.

## 8. SECTOR FRACTION TEST

CLOCK THROUGH AN ENTIRE TRACK IN MAINTENANCE MODE WHILE CHECKING FOR THE PROPER OPERATION OF THE LOOK-AHEAD REGISTER AND THE SECTOR FRACTION COUNTER.

- INITIALIZE DRIVE AND STEP THROUGH RESYNC AREA.
- CHECK FOR SECTOR PULSE.
- LOOK-AHEAD REGISTER SHOULD = 0.
- STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA AREA WHILE CHECKING THE SECTOR FRACTION.
- CHECK FRACTIONS TO CHANGE AFTER THE CORRECT NUMBER OF MAINTENANCECLOCKS.

WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK -- HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOKED. RSLA SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.

## 9. DISK ILLEGAL FUNCTION TEST

## DESCRIPTION

TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT. THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE DRIVE ERROR REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.

## 10. TEST THE DRIVE NO-OP CODES 1 AND 21

THIS IS TESTED WITH AND WITHOUT ERRORS BEING SET TO DRIVE THAT IT DOESN'T CHANGE ANYTHING.

## 11. DRIVE SEARCH TEST 1

A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3. (SECTOR 41, IF SECTOR INTERLEAVING IS ENABLED) THE POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT (DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

## 12. DRIVE SEARCH TEST 2

THIS TEST INITIALIZES A DRIVE SEARCH FUNCTION FOR SECTOR 0 WHEN THE DRIVE IS CURRENTLY AT THE DESIRED SECTOR. THE SEARCH FUNCTION SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION AND REACHES THE BEGINNING OF THE DESIRED SECTOR.

## 13. REGISTER MODIFICATION REFUSED TEST

RMR IN THE DRIVE ERROR REGISTER (RSER) SHOULD SET BY TRYING TO MODIFY ONE OF THREE DRIVE REGISTERS WHILE THE DRIVE IS BUSY DURING A DRIVE SEARCH FUNCTION.

1. RSCS1
2. RSDA
3. RSER

TEST THAT RMR DOES NOT SET WHEN MODIFYING THE ATTENTION SUMMARY REGISTER (RSAS).

## 14. DRIVE SELECT TEST

THE PROGRAM LOADS A DRIVE REGISTER OF THE DRIVE UNDER TEST TO ALL ONES. THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS REGISTER WITH ALTERNATE ONES AND ZEROS. THIS SHOULD CAUSE "NED" TO SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.

## 15. MAINTENANCE WRITE TEST

M01

## DESCRIPTION

THIS IS AN RS04 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES IS CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT THE END OF THE SECTOR. INDEX PULSES, RESYNC, TIMING PREAMBLE, AND SECTOR PULSES ARE ALSO CHECKED.

## 16. MAINTENANCE READ TEST

THIS IS AN RS04 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR READ TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE DISK DECODING LOGIC TO CORE MEMORY. (THE PHASE LOCK LOOP IS NOT TESTED IN MAINTENANCE MODE.)

## 17. MAINTENANCE MODE DATA WRITE CHECK TEST

A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION. WITHIN THE RS04, A WRITE CHECK FUNCTION IS IDENTICAL TO A READ FUNCTION.

## 18. MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

THE RS04 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC WORD. THE CORRESPONDING CRC WORD IS THEN "READ", RESULTING IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL 16 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.

## 19. MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ". THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16 TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A DCK ERROR.

## 20. IGNORE FUNCTION TEST

PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN THE DRIVE ERROR REGISTER (RSER). TRY TO START A READ TRANSFER. THE "GO" BIT IN RSCS1 SHOULD NOT SET. MISSED TRANSFER ERROR (MFE) SHOULD SET IN RSCS2 WHICH IN TURN SHOULD CAUSE "TRE" AND "SC" TO SET IN RSER.

## 21. INVALID ADDRESS TEST

FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO

## NO 1

## DESCRIPTION

RSCS1 WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE CONTROL REGISTER (RSCS1).

## 22. DISK OPERATION INCOMPLETE (OPI) ERROR TEST

PUT DISK IN MAINTENANCE MODE AND START A READ COMMAND. THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE ROTATION OF THIS DISK SURFACE. THE THIRD INDEX PULSE SHOULD CAUSE OPERATION INCOMPLETE (OPI) TO SET IN THE DRIVE ERROR REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS).

## 23. PARITY ERROR TEST

SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSAS AND 'SC' TO SET IN RSCS1.

## 24. MAINTENANCE MODE INTERRUPT TEST

IN THIS TEST THE INTERRUPT ENABLE (I.E.) BIT IS SET. A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMA" ERROR IS THEN CAUSED WHILE THE FIRST SECTOR IS BEING WRITTEN. WHEN THE FUNCTION IS COMPLETED, THE DRIVE SHOULD INTERRUPT.

## 25. DISK ADDRESS OVERFLOW (AOE) TEST

SET UP TO TRANSFER 2 SECTORS TO THE DISK STARTING AT TRACK 77 SECTOR 77 TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER (LBT) BIT TO SET IN THE RSDS REGISTER.

## 26. MAINTENANCE VERIFY TEST

THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT WILL WRITE ONE TRACK OF ALL ONES. THE DRIVE IS THEN PLACED IN MAINTENANCE MODE AND IT WILL THEN WRITE ONE SECTOR OF THE SAME TRACK WITH ALL ZEROS. THE DRIVE IS THEN TAKEN OUT OF "MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK SHOULD CONTAIN ALL ONES.

TITLE ZZ-CERSD-D RH70-RSD4 MAINTENANCE MODE DIAGNOSTIC  
COPYRIGHT 1974, 1975, 1976, 1978 DIGITAL EQUIPMENT CORP., MAYNARD, MASS.  
PROGRAM BY STANLEY HARACKIEWICZ

SWITCH

USE

ERFC: PH70-R504 MAINTENANCE MODE DIAGNOSTIC  
ERSDC #: 23-JAN-78 13:36 MACYII 30A 1052, 23-JAN-78 13 38 PH 7 55.

SEG DC14

100000		SW15=	100000	: HALT ON ERROR
040000		SW14=	40000	: LOOP ON TEST
020000		SW13=	20000	: INHIBIT ERROR TYPEOUT'S
010000		SW12=	10000	: TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
004000		SW11=	4000	: RUN MAINTENANCE MODE VERIFY TEST
002000		SW10=	2000	: 0 - BELL ON PASS COMPLETE
001000		SW9=	1000	: 1 - BELL ON ERROR
000400		SW8=	400	: LOOP ON ERROR
000000		=	0	: LOOP ON TEST IN SW 7:0
000046		=	46	: TRAP CATCHER FROM 0 - 776
000046	021274	SENDAD		: HOOKS FOR ACT 11
000052	000052	=	52	
000052	040000	BIT14		
000200	000200	=	200	
000200	023737	000042 000046	CMP	3#42.3#46 :ACT11?
000200	001402		BEQ	NOMI :BR IF YES
000210	000137	000232	JMP	3#BEGIN1
000214	000137	000220	NOMI:	JMP 3#NOMI!
000220	000220	=	220	
000226	052767	000100 000716	NOMI1: BIS	#BIT6_FLAG2
000226	000137	001234	BEGIN2: JMP	3#BEGIN
000232	042767	000150 000704	BEGIN1: BIC	#BIT6_FLAG2
000240	000772		BR	BEGIN2 :CLEAR MULTI DRIVE FLAG

ERSC-C  
ERSC-FII

RHT0-RS04 MAINTENANCE MODE DIAGNOSTIC  
23-JAN-78 13:36

MAU(11 30A 1052) 23-JAN-78 13 38 PAGE 55 c

EG 0015

C02

000001	N=	1	:INITIALIZE FOR NEWTST
104000	HLT=	EMT	:SET HLT TO EMT FOR ERROR TYPES >0
17776	PS=	17776	:PROCESSOR STATUS
177570	PSW=	PS	:PROCESSOR STATUS WORD
177570	SWR=	177570	:SWITCH REGISTER
177570	DISPLAY=	SWR	:DISPLAY REGISTER
000007	BELL=	?	:BELL
000000	RO=	X0	:RO - DEFINE REGISTERS
000001	R1=	X1	:R1
000002	R2=	X2	:R2
000003	R3=	X3	:R3
000004	R4=	X4	:R4
000005	R5=	X5	:R5
000006	SP=	X6	:R6 - STACK POINTER
000007	PC=	X7	:R7 - PROGRAM COUNTER
000001	BIT0=	1	:BIT EQUATES
000002	BIT1=	2	
000004	BIT2=	4	
000010	BIT3=	10	
000020	BIT4=	20	
000040	BIT5=	40	
000100	BIT6=	100	
000200	BIT7=	200	
000400	BIT8=	400	
001000	BIT9=	1000	
002000	BIT10=	2000	
004000	BIT11=	4000	
010000	BIT12=	10000	
020000	BIT13=	20000	
040000	BIT14=	40000	
100000	BIT15=	100000	
000001	GOOD=	X1	:FOR GOOD DATA
000000	BAD=	X0	:FOR BAD DATA

22-CERSL-2 RH70-R504 MAINTENANCE MODE DIAGNOSTIC MAC111 30A 1052) 23-JAN-78 13:38 PAGE 56  
CERSDC.F1. 23-JAN-78 13:36

SES 0C16

001000	. =	1000	
001000	000000	ICNT:	0 ; LH = ITERATION COUNT , RH = TEST NO
001002	000000	ERRORS:	0 ; ERROR COUNT
001004	000000	PCNT:	0,0 ; 2 WORD PASS COUNT
001010	000000	LAD:	0 ; LOOP ADDRESS FOR SCOPE
001012	000000	HLTADR:	0 ; ADDRESS OF LAST HLT INSTRUCTION EXECUTED
001014	001000	FILCHR:	1000 ; FILCHR=0 (CHAR) , FILCHR+1=2 (COUNT)
001016	177564	TPS:	177564 ; OUTPUT STATUS REGISTER
001020	177566	TPB:	177566 ; OUTPUT BUFFER
001100	. =	1100	
; DISK I/O REGISTERS			
001100	172040	RSCS1:	172040 ; DISK CONTROL + STATUS REGISTER
001102	172050	RSCS2:	172050 ; DISK CONTROL + STATUS REGISTER
001104	172042	RSWC:	172042 ; WORD COUNT REGISTER
001106	172044	RSBA:	172044 ; BUS ADDRESS
001110	172046	RSDA:	172046 ; DISK ADDRESS (DESIRED ADDRESS)
001112	172052	RSDS:	172052 ; DRIVE STATUS
001114	172054	RSER:	172054 ; ERROR REG.
001116	172056	RSAS:	172056 ; ATTENTION SUMMARY
001120	172060	RSLA:	172060 ; LOOK AHEAD
001122	172062	RSDB:	172062 ; DATA BUFFER REGISTER
001124	172064	RSMR:	172064 ; MAINTENANCE REGISTER
001126	172066	RSDT:	172066 ; DRIVE TYPE REGISTER
001130	000204	RSVEC:	204 ; INTERRUPT VECTOR
001132	000206	RSVCPS:	206 ; INTERRUPT PRIO. VECTOR
001134	172041	RSCS1B:	172041 ; ODD BYTE ADD FOR CS1
001136	172051	RSCS2B:	172051 ; ODD BYTE ADD FOR CS2
001140	172043	RSWCB:	172043 ; ODD BYTE ADD FOR CW
001142	172045	RSBAB:	172045 ; ODD BYTE ADD FOR BA

22-CERSD-D  
CERSD.FII RHTU-R504 MAINTENANCE MODE DIAGNOSTIC MAC .1 30A .0521 23-JAN-78 13:38 PHSE 57  
23-JAN-78 13:36

:BIT ASSIGNMENTS FOR ERROR TYPEOUTS  
 :THE RS REGISTERS ARE DIVIDED INTO 3 GROUPS  
 :CS1, CS2 AND ER ARE IN THE FIRST GROUP. THIS GROUP IS ALWAYS  
 :TYPED WITH EITHER OF THE OTHER GROUPS. AS, BA, DA, WC AND DS  
 :ARE IN THE SECOND GROUP. DT, DB, MR, AND LA ARE IN THE 3RD  
 :GROUP. YOU CAN NOT INTERMIX GROUP 2 OR 3. THEY HAVE  
 :TO BE TYPED SEPARATELY.  
 :EXAMPLE: HLT !CS1!AS!BA  
 :

000001	CS1=1	CONTROL AND STATUS 1
000002	ER=2	CONTROL AND STATUS 2
000004	DA=4	DESIRED ADD
000010	WC=10	WORD COUNT
000020	BA=20	BUS ADDRESS
000040	DS=40	DRIVE STATUS
000100	AS=100	ATTENTION SUMMARY
000200	CS2=200	CONTROL AND STATUS REG
000204	LA=204	LOOK AHEAD
000210	DB=210	DATA BUFFER
000220	MR=220	MAINTENANCE
000240	DT=240	DRIVE TYPE

:BIT ASSIGNMENTS FOR THE REGISTER BITS

040000	TRE=40000	TRANSFER ERROR CS1
100000	SC=100000	SPECIAL CONDITIONS CS1
000100	IR=100	INPUT READY CS2
000200	OR=200	OUTPUT READY CS2
002000	PGE=2000	PROGRAM ERROR-CS2
010000	NED=10000	NON-EXISTENT DRIVE CS2
040000	WCE=40000	WRITE CHECK ERROR-CS2
100000	DLT=100000	DATA LATE ERROR CS2
000200	DRY=200	DRIVE READY DS
020000	FIP=20000	POSITIONING IN PROGRESS DS
002000	LBT=2000	LAST BLOCK TRANSFER-DS
040000	ERR=40000	ERROR DS
100000	ATA=100000	ATTENTION ACTIVE-DS
001000	DAO=1000	DISK OVERFLOW ERROR-ER
100000	DCK=100000	DATA CHECK ERROR-ER
000010	BAI=10	BUS ADDR INCREMENT INHIBIT
000100	IE=100	INTERRUPT INABLE CS1

VERS. : RHD-RSC4 MAINTENANCE MODE DIAGNOSTIC MAC:II 30A 1052) 23-JAN 78 13:38 PAGE 58  
 LERSOC. : 23-JAN-78 13.36

## ;WORKING LOCATIONS

001144 000000	FLAG2: 0	:SECOND FLAG WORD
001146 000000	LSTEV: 0	:LAST EVEN BIT TRANSFERED
001150 000000	LSTOD: 0	:LAST ODD BIT TRANSFERED
001152 000000	NOWEV: 0	:PRESENT EVEN BIT BEING XFERED
001154 000000	NOWOD: 0	:PRESENT ODD BIT BEING XFERED
001156 000000	RSO: 0	:SAME
001160 00000C	UNNUM: 0	:UNIT CURRENTLY BEING TESTED
001162 000000	UNITSV: 0	:SET BIT=UNIT ON BUS
001164 000000	UNCMP: 0	:FOR COMPARING FOR # OF DEVICE
001166 000000	ONCEE: 0	:DID WE TEST ANY DRIVES
001170 000000	TIMSV: 0	:SAVE LOC FOR TIME
	MPRO=172100	:PARITY REG
001172 000000	SAVEE: 0	:WORK LOC
001174 000000	MCCNT: 0,0	:MAINT CLOCK COUNT
001200 000000	WCRC: 0	:WORK LOC FOR CREATING CRC WORD
001202 000000	REPT: 0	:REPEAT COUNTER
001204 000000	REPT1: 0	:REPEAT COUNTER
001206 000000	CLKCNT: 0	:CLOCK COUNTER FOR EACH WORD
001210 000000	INBIT: 0	:USED IN CRC CAL ROUTINE
001212 000000	WK15: 0	:USED IN CRC CAL ROUTINE
001214 000000	WORK: 0	
001216 000000	WORK0: 0	
001220 000000	WORK1: 0	
001222 000000	WORK2: 0	
001224 000000	WORK3: 0	
001226 000000	WORK4: 0	
001230 000000	WORK5: 0	
001232 00000C	WORK6: 0	

22-CERSD-D  
CERSDC.PII RHDG-RSCH MAINTENANCE MODE DIAGNOSTIC MAC1130A 1052) 23-JAN-78 13:38 PAGE 59  
23 JAN 78 13:38

;DISCRIPTION OF BITS IN LOCATION CNCEE

:BIT0 MEANS FOUND DRIVE  
:BIT1 ERROR DO NOT CHANGE ILLEGAL FUNCTION  
:BIT2 ERROR FLAG  
:BIT3 TESTING CODE 21 FLAG  
:BIT4 TEST ONLY ONE DRIVE  
:BIT5 TYPEOUT CLOCK COUNT  
:BIT6 1ST TRANSFER WORD FLAG  
:BIT7 WRITTING LAST WORD OF SECOTR  
:BIT8 TRANSFERRING CRC WORD  
:BIT9 FOR INTERLEAVED DRIVES  
:BIT10 1ST TIME FLAG IN SECTOR FRACTION TEST  
:BIT11 DO TKSEL TEST  
:BIT12 TYPE COULD NOT FIND NED ONLY ONCE  
:BIT13 TYPE NO MEM ON B PORT ONLY ONCE  
:BIT14 0- DO WCE WITH 0 -1 DO WCE WITH 1  
:BIT15 MEANS ERROR FOUND

;DISCRIPTION OF BITS IN LOCATION FLAG2

:BIT0 SWITCH FOR RWCLK IN MR REG  
:BIT1 MAINTENANCE MODE VERIFY TEST  
:BIT2 IN WRITE CK TEST FOR CLKRI ROUTINE  
:BIT3 DONE 1ST CRC WD IN CRC TEST  
:BIT4 1ST TIME THROUGH IN CRC TEST  
:BITS IN CRC TEST  
:BIT6 FLAG TO TEST ALL DRIVES

ZZ-CERSD-D  
CERSDD.P11RH70-R504 MAINTENANCE MODE DIAGNOSTIC  
23-JAN-78 13:36

MAC111 30A 1052) 23-JAN-78 13:38 PAGE 60

TEG CG20

```

001234 012706 000500      BEGIN: MOV    $500,SP      ;SET STACK TO *** 500 ***
001240 012737 025110 000024    MOV    $POWER,D$24   ;SET UP PF VECTOR
001246 012737 000340 000026    MOV    $340,D$26    ;LOCK OUT THE WORLD
001254 012737 024526 000030    MOV    $HLT,D$30    ;SET EMT VECTOR
001262 012737 000340 000032    MOV    $340,D$32    ;LOCK UP
001270 012737 025512 000034    MOV    $TRAP,D$34  ;SET TRAP VECTOR
001276 012737 000340 000036    MOV    $340,D$36    ;LOCK UP
001304 005067 177470      CLR    ICNT      ;INIT ICNT
001310 005067 177474      CLR    LAD       ;INIT LAD
001314 042767 177677 177622    BIC    $177677,FLAG2  ;FIRST START?
001322 042767 153777 177636    BIC    $153777,ONCEE  ;BR IF NO
001330 005227 177777      INC    $-1        ;ACT11?
001334 001027            BNE    6$        ;BR IF YES
001336 023737 000042 000046    CMP    $42,D$46    ;ASCIZ <15><12>"ZZ-CERSL D RH70-R504 MAINT MODE"
001344 001423            BEQ    6$        ;TEST ALL DRIVES?
001346 104402 001352      TYPE   .+$2      ;ASK
001414 032767 000100 177522 6$:    BIT    LBIT6,FLAG2
001422 001402            BEQ    5$      ;TEST ALL DRIVES?
001424 000137 001766      JMP    $MULTII
001430                    5$:      TYPE   .+$2      ;.ASCIZ <15><12>"TEST ALL DRIVES? (Y OR N) "
001430 104402 001434      TYPE   ROLIN    ;TEST FOR YES
001472 104412            CMPB   $'Y'      ;YES
001474 122767 000131 023770    BEQ    MULTII   ;SET TEST ONLY ONE DRIVE FLAG
001502 001531            BIS    #BIT4,ONCEE
001504 052767 000020 177454    1$:      TYPE   .+$2      ;.ASCIZ "TYPE UNIT #"
001512 104402 001516      TYPE   RDOCT    ;GET NUMBER
001532 104410            MOV    (6)+R4    ;CORRECT #
001534 012604            MOV    $10,R4    ;NO
001536 022704 000010      CMP    !$      ;SET UNIT #
001542 101763            BLOS   R4,UNNUM  ;CLEAR WORK PREA
001544 010467 177410      MOV    R2        ;SET CARRY
001550 005002            CLR    SEC      ;SET WORK BIT
001552 000261            SEC    R2      ;IS THIS BIT CORRESPOND WITH CORRECT DRIVE #
001554 006102            ROL    R4      ;YES
001556 005704            TST    3$      ;NO TRY AGAIN
001560 001402            BEQ    DEC      ;TEST AGAIN
001562 005304            DEC    R4      ;SET DRIVE BIT IN UNITSV
001564 000773            BR    2$      ;SET UNIT COMPARE
001566 010267 177370      MOV    R2,UNITSV  ;LOAD DRIVE
001572 010267 177366      MOV    R2,UNCMP  ;LOAD ERRORS
001576 016777 177356 177276    MOV    UNNUM,RS5CS2
001604 012777 177777 177302    MOV    $-1,D$SER
001612 023737 000042 000046    CMP    $42,D$46  ;ACT11?
001620 001447            BEQ    7$      ;BR IF YES
001622 104402 001626      TYPE   .+$2      ;.ASCIZ "ALL ERROR LIGHTS ON SELECTED UNIT SHOULD BE ON"
001736 000000            HALT   TYPE   ;WAIT FOR LIGHTS TO BE CHECKED
001740 026777 177216 177150 7$:    CMP    UNITSV,RSAS  ;DID CORRECT ATA SET
001746 001405            BEQ    4$      ;GET RSAS
001750 017700 177142      MOV    RSAS,BAD  ;GET CORRECT AND
001754 016701 177202      MOV    RSAS,GOOD  ;RSAS=BAD GOOD=CORRECTIONS
001760 104000            HLT    UNITSV,GOOD  ;ATA BIT SHOULD SET FOR ERRORS
001762 000167 000430      4$:      JMP    NOWGO  ;WERE SET IN RSER
001762 000167 000430      4$:      JMP    NOWGO  ;START TESTING

```

R470-RSC4 MAINTENANCE MODE DIAGNOSTIC MAC111 30A(1052) 23-JAN-78 13:36

## ;NOW TEST FOR DRIVES

001766	012701	000010	MULTII:	MOV	88, R1	PUT 8 INTO R1 FOR COUNT
001772	005077	177104		CLR	0RSCS2	SET DEVICE TO ZERO
001776	012777	177777	177110 TRY:	MOV	#1, 0RSER	CAUSE AN ERROR +SETS BIT IN RSHJ RE.
002004	005301			DEC	R1	DO A MAXIMUM OF 8 TIMES
002006	001403			BEO	DVNLM	TESTED FOR ALL DRIVES GET OUT
002010	005277	177066		INC	0RSCS2	INCREMENT DRIVE UNIT
002014	000770			BR	TRY	REPEAT FOR NEXT DRIVE
002016	017767	177074	177136 DVNUM:	MOV	0RSAS, UNITSV	SAVE
002024	012767	000401	177132	MOV	#401, UNCMP	SETUP TO CMP WITH UNITS.
002032	012767	000000	177120	MOV	#0, UNNUM	PUT 0 INTO UNIT NO.
002040	032767	020000	175522	BIT	#BIT13, SWR	INHIBIT TYPE OUT?
002046	001015			BNE	STTEST	YES
002050	104402	002054		TYPE	.+2	.ASCIZ <15><12>"TESTING UNIT "
002074	042767	100000	177064	BIC	#BIT15, ONCEE	CLEAR ERROR FLAG
002102	036767	177056	177052 STTEST:	BIT	UNCMP, UNITSV	IS THIS DRIVE ON THE SYSTEM
002110	001440			BEQ	TRYNX	NO
002112	016777	177042	176762	MOV	UNNUM, 0RSCS2	YES PUT UNIT # INTO CS2
002120	022777	000002	177000	CMP	#2, 0RSOT	IS THIS A RS04?
002126	001404			BEQ	15	YES
002130	022777	000003	176770	CMP	#3, 0RSOT	IS IT A RS04?
002136	001025			BNE	TRYNX	GET A NEW NUMBER
002140	032767	020000	175422	1\$:	BIT	INHIBIT TYPE OUT?
002146	001020			BNE	45	YES
002150	032767	100000	177010	BIT	#BIT15, ONCEE	ANY ERRORS?
002156	001404			BEQ	55	NO
002160	104402	002164		TYPE	.+2	.ASCIZ <15><12><12>
002170	016746	176764		5\$:	UNNUM, -(6)	PUT UNNUM ON STACK
002174	104406			MOV	TYPE	TYPE STACK IN OCTAL - SJFRESS
002176	104402	000040		TYPE	40	TYPE SPACE
002202	042767	100000	176756	BIC	#BIT15, ONCEE	CLEAR ERROR FLAG
002210	000502			BR	NOWGO	NOW TEST
002212	032767	000020	176746 TRYNX:	BIT	#BIT4, ONCEE	MULTI DRIVE
002220	001074			BNE	DONEE	NO
002222	006367	176736		ASL	UNCMP	CHECK NEXT BIT FOR DRIVE
002226	103403			BCS	CHCKDV	DID WE TEST ANY REG?
002230	005267	176724		INC	UNNUM	INC UNIT #
002234	000722			BR	STTEST	CHECK FOR NEXT DRIVE

J02

22-CERSC C RH70-RS04 MAINTENANCE MODE DIAGNOSTIC  
CERSDD.F.T. 23-JAN-78 13:36 MACY11 30A.1052) 23-JAN-78 13:38 PAGE 62

SEG CO22

```

002236 032767 000001 176722 CHCKDV: BIT      #BIT0,ONCEE    ; DID WE TEST ANY DRIVES?
002244 001062           BNE DONEE        ; YES WE DID TEST A DRIVE
002246 012767 100000 176710           MOV #100000,UNCMP ; NO DRIVES TESTED COULD NOT SET
002254 005067 176700           CLR UNNUM        ; ANY AS BITS, THUS DEFAULTS TO
002260 032767 020000 175302           BIT #BIT13,SWR   ; INHIBIT TYPE OUT?
002266 001050           BNE 4$          ; YES
002270 016746 176664           MOV UNNUM,-(6)    ; PUT UNNUM ON STACK
002274 104406           TYPES TYPE      ; TYPE STACK IN OCTAL - SUPPRESS
002276 104402 000040           TYPE .40       ; TYPE SPACE
002302 104402 002306           MOV #1,+2        ; ASCIZ <15><12>"COULD NOT FIND DRIVE WILL TEST DRIVE 0
002400 012767 000001 176556           HALT          ; WAIT
002406 000000           4$: BR        ; TEST DRIVE 0
002410 000402           DONEE: JMP     ; GET OUT
002412 000167 016612           DONEE: JMP     ; THIS TEST IS DESIGNED TO TEST THE ABILITY OF RESET
                                                ; TO CLEAR ALL THE RH AND RS REGISTERS

002416 052767 000001 176542 NOWGO: BIS      #BIT0,ONCEE    ; SET FOUND DRIVE FLAG
002424 016767 022074 176536           MOV TIMES,TIMSV ; SAVE TIME
002432 012767 000001 022064           MOV #1,TIMES    ; ONLY TEST ONCE
                                                ;***** TEST 1 ***** ; TEST 1
                                                ;***** RESET TEST FOR REGISTERS ***** ;***** TEST 1 ***** ; TEST 1
                                                ;***** RESET TEST FOR REGISTERS ***** ;***** TEST 1 ***** ; TEST 1
002440 104400           TST1: SCOPE    ; LOCK OUT INTERRUPTS
002442 012737 000340 177776           MOV #340,0RPS    ; LOAD UNIT #
002450 016777 176504 176424           MOV UNNUM,0RS0CS2 ; SET ALL
002456 012777 177776 176414           MOV #177776,0RS0CS1 ; POSSIBLE R/W
002464 012777 177777 176414           MOV #177777,0RSBA ; BITS IN THESE REGISTERS
002472 012777 177777 176410           MOV #177777,0RS0DA
002500 012777 177777 176406           MOV #177777,0RSER
002506 012777 177777 176410           MOV #177777,0RS0MR
002514 012777 177777 176362           MOV #177777,0RSWC
002522 012777 177737 176352           MOV #177737,0RS0CS2 ; CLEAR ALL BITS IN ALL REG.
002530 000005           RESET          ; TEST RS0CS2 FOR CLEARED BITS

002532 022777 000100 176342           CMP #100,0RS0CS2 ; DID THESE BITS GET CLEARED?
002540 001401           BEQ +4         ; YES
002542 104200           HLT 0CS2      ; (417) SHOULD BE CLEARED IN CS2
002544 016777 176410 176330           MOV UNNUM,0RS0CS2 ; PUT # OF UNIT IN TEST IN CS2
002552 022777 010600 176332           CMP #10600,0RS0DS ; IS DPR AND MOL SET?
002560 001401           BEQ +4         ; YES
002562 104040           HLT 0DS      ; NO WHY NOT?

002564 022777 004200 176306           ; TEST CONTROL AND STATUS REG 1
002572 001401           CMP #4200,0RS0CS1 ; DID THE READY BIT SET?
002574 104001           BEQ +4         ; YES
002574           HLT 0CS1      ; READY SHOULD BE SET

```

K02

RH7D-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE 63  
 CERS00.F.I. 23-JAN-78 13:36 TST1 RESET TEST FOR REGISTERS

SE 0023

## ;TEST BUS ADDRESS REGISTER

002576	005777	176304	TST	0RSBA	;IS BA REG. CLEARED
002602	001401		BEQ	+4	;YES
002604	104020		HLT	:BA	;SHOULD BE 0

## ;TEST DISK ADDRESS REGISTER

002606	005777	176276	TST	0RSDA	;IS DA CLEARED
002612	001401		BEQ	+4	;YES
002614	104004		HLT	:DA	;SHOULD BE 0

## ;TEST ERROR REG RSER

002616	005777	176272	TST	0RSER	;DID RSER CLEAR?
002622	001401		BEQ	+4	;YES
002624	104002		HLT	:ER	;BITS(157015) SHOULD BE CLEARED

## ;TEST RS MAINTENANCE REGISTER

002626	032777	000077	176270	BIT	*77,0RSMR	;DID THESE BITS GET CLEARED
002634	001401			BEQ	+4	;YES
002636	104220			HLT	:MR	;BITS(77) SHOULD BE 0

## ;TEST WC REG IT SHOULD NOT CHANGE

002640	022777	177777	176236	CMP	*177777,0RSWC	;DID IT CHANGE?
002646	001401			BEQ	+4	;NO
002650	104010			HLT	:WC	;RESET SHOULD NOT MODIFY RSWC

## ;TEST RSAS

002652	005777	176240	TST	0RSAS	;IS REG CLEAR
002656	001401		BEQ	+4	;YES
002660	104100		HLT	:AS	;NO

ZZ-CERSC : RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 64  
 ZEPSSD.F.I. 23-JAN-78 13:36 TST2 TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS

```
***** TEST 2 ***** TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS *****
***** TEST2: SCOPE *****

002662 104400
002664 012737 000340 177776 TTAGG: MOV #340,0#PS      ;LOCK OUT INTERRUPTS
002672 016777 176262 176202 MOV UNNUM,0RSCS2
002700 012777 043576 176172 MOV #43576,0RSCS1
002706 012777 177777 176172 MOV #177777,0RSBA
002714 012777 177777 176166 MOV #177777,0RSDA
002722 012777 177017 176164 MCV #177017,0RSER
002730 012777 177777 176164 MOV #177777,0RSDB
002736 012777 177777 176140 MOV #177777,0RSWC
002744 012777 020417 176130 MOV #20417,0RSCS2
002752 012777 000071 176144 MOV #71,0RSMR
002760 012777 000040 176114 MOV #40,0RSCS2
002766 022777 000100 176106 CMP #100,0RSCS2
002774 001401          BEQ +4
002776 104200          HLT !CS2
003000 016777 176154 176074 MOV UNNUM,0RSCS2
003006 032777 173577 176064 BIT #173577,0RSCS1
003C14 001401          BEQ +4
003016 104001          HLT !CS1
;TEST BUS ADDRESS REGISTER
003020 005777 176062          TST 0RSBA
003024 001401          BEQ +4
003026 104020          HLT !BA
;IS BA REG. CLEARED
;YES
;SHOULD BE 0

;TEST DISK ADDRESS REGISTER
003030 005777 176054          TST 0RSDA
003034 001401          BEQ +4
003036 104020          HLT !BA
;IS DA CLEARED
;YES
;SHOULD BE 0

;TEST ERROR REG RSER
003040 032777 177777 176046 BIT #177777,0RSER
003046 001401          BEQ +4
003050 104002          HLT !ER
;DID THESE BITS GET CLEARED
;YES
;BITS(157015) SHOULD BE CLEARED

003052 032777 000077 176044 ;TEST RS MAINTENANCE REGISTER
003060 001401          BIT #77,0RSMR
003062 104220          BEQ +4
003064 022777 177777 176012 HLT !MR
;DID THESE BITS GET CLEARED
;YES
;BITS(77) SHOULD BE 0

003064 022777 177777 176012 ;TEST WC REG. IT SHOULD NOT CHANGE
003072 001401          CMP #177777,0RSWC
003074 104010          BEQ +4
003074 104010          HLT !WC
;DID WC CHANGE
;NO
;WHY DID IT CHANGE?
```

ZZ-CERSD-O      RH70-R504 MAINTENANCE MODE DIAGNOSTIC      MACY,1 30A(1052) 23-JAN-78 13:38 PAGE 65  
 ZERSDD.PII      23-JAN-78 13:36      TST3 SET AND CLEAR ALL REGISTERS

ZC 0025

;\*\*\*\*\*  
 :TEST 3      SET AND CLEAR ALL REGISTERS  
 ;\*\*\*\*\*

003076 104400  
 TST3: SCOPE  
 ;CAN WE SET THE FUNCTION BITS IN THE RSCS1 REG.  
 ;BITS 7,6,5,4,3,2&1

003100	104414		CLRDK		:CLEAR ALL RS REG
003102	016767	176062	021414	MOV      TIMSV,TIMES	:GET TIME
003110	012777	003576	175762	MOV      #3576,0RSCS1	:SET DISK FUNCTION BITS
003116	022777	005776	175754	CMP      #5776,0RSCS1	:ARE THESE BITS SET?
003124	001401			BEQ      .+4	:NO
003126	104001			HLT      :CS1	:SHOULD = 3776
003130	012777	002524	175742	MOV      #2524,0RSCS1	:SET THESE BITS
003136	022777	004724	175734	CMP      #4724,0RSCS1	:DID THEY SET
003144	001401			BEQ      .+4	:YES
003146	104001			HLT      :CS1	:SHOULD BE 2725
003150	012777	001052	175722	MOV      #1052,0RSCS1	:SET THESE BITS
003156	022777	005252	175714	CMP      #5252,0RSCS1	:ARE THEY =?
003164	001401			BEQ      .+4	:YES
003166	104001			HLT      :CS1	:SHOULD = 1252
003170	104400			TST4: SCOPE	

;CLEAR THE FUNCTION BITS

003172	012777	043576	175700	MOV      #43576,0RSCS1	:SET DISK FUNCTION BITS
003200	005077	175674		CLR      0RSCS1	
003204	022777	004200	175666	CMP      #4200,0RSCS1	:IS THE READY BIT SET
003212	001401			BEQ      .+4	:YES
003214	104001			HLT      :CS1	:RSCS1 SHOULD = 4200

;\*\*\*\*\*  
 :TEST 5      TEST RSCS2  
 ;\*\*\*\*\*

003216	104400		TST5: SCOPE		
003220	000005		RESET		:CLEAR WORLD
003222	022777	000100	175652	CMP      #100,0RSCS2	:DID THEY CLEAR?
003230	001401			BEQ      .+4	:YES
003232	104200			HLT      :CS2	:NO
003234	012777	021037	175640	MOV      #21037,0RSCS2	:SET BITS 21017
003242	022777	000137	175632	CMP      #137,0RSCS2	:DID THESE BITS GET SET
003250	001405			BEQ      1\$	:YES
003252	017700	175624		MOV      0RSCS2,BAD	
003256	012701	000137		MOV      #137,GOOD	:WHAT CS2 SHOULD =
003262	104000			HLT	:CS2 = BAD GOOD = CORRECT ANS

22 ERSO  
CERSDD P1. 5H D R504 MAINTENANCE MODE DIAGNOSTIC  
23-JAN-78 13.36 TST5 TEST RSCS2 MACYII 30A(1052) 23-JAN-78 13:38 PAGE 66

5, OC26

003264	012777	020025	175610	1\$:	MOV #20025, JRSCS2	;SET THESE BITS
003272	022777	000125	175602		CMP #125, JRSCS2	;DID THESE BITS GET SET
003300	001401				BEQ +4	;YES
003302	104200				HLT :CS2	;NO CS2 SHOULD = 20125
003304	012777	000012	175570		MOV #12, JRSCS2	;LOAD THESE BITS
003312	022777	000112	175562		CMP #12, JRSCS2	;DID THESE BITS GET SET IN CS2
003320	001401				BEQ +4	;YES
003322	104200				HLT :CS2	;BAD = CS2 GOOD = CORRECT ANS
003324	012777	177777	175550		MOV #1, JRSCS2	;SET BITS
003332	005077	175544			CLR JRSCS2	;CLEAR THEM
003336	022777	000100	175536		CMP #100, JRSCS2	;DID CLEAR WORK
003344	001401				BEQ +4	;YES
003346	104200				HLT :CS2	;R/W BITS DID NOT CLEAR
003350	016777	175604	175524		MOV UNNUM, JRSCS2	;GET UNIT #
003356	104400			TST6:	SCOPE	
					;CAN WE SET ALL THE RSBA BITS	
003360	012777	177777	175520		MOV #177777, JRBSA	;SET THE BITS
003366	022777	177776	175512		CMP #177776, JRBSA	;DID THEY SET
003374	001401				BEQ +4	;YES
003376	104020				HLT :BA	;BITS 17776 SHOULD BE SET
003400	012777	125252	175500		MOV #125252, JRBSA	;SET THESE BITS
003406	022777	125252	175472		CMP #125252, JRBSA	;ARE THEY =
003414	001401				BEQ +4	;YES
003416	104020				HLT :BA	;SHOULD BE 125252
003420	012777	052524	175460		MOV #52524, JRBSA	;SET THESE BITS
003426	022777	052524	175452		CMP #52524, JRBSA	;ARE THEY =
003434	001401				BEQ +4	;YES
003436	104020				HLT :BA	;SHOULD BE 52524
003440	104400			TST7:	SCOPE	
					;FLOAT A 1 THROUGH RSBA	
003442	012701	000002		FLOTBA:	MOV #2, GOOD	;GET A 2
003446	000241				CLC	;CLEAR CARRY
003450	010177	175432		1\$:	MOV GOOD, JRBSA	;FLOAT NUMBER
003454	017700	175426			MOV JRBSA, BAD	;GET BA
003460	020100				CMP GOOD, BAD	;COMPARE BA
003462	001401				BEQ +4	;BA CORRECT
003464	104000				HLT	;BAD=BA GOOD=CORRECT ANS
003466	006101				ROL BCC	;ROTATE NUMBER
003470	103367				GOOD 1\$	;LOOP TILL DONE

22-CERSE-2 RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY(11 30A 1052) 23-JAN-78 13:38 PAGE 6  
ERSDC.E..I 23-JAN-78 13:36 TSTS TEST RSCS2

003472 104400

TST10: SCOPE

;CLEAR THE RSBA REGISTER

003474	012777	177777	175404	MOV	\$177777,RSBA	;SET RSBA EQUAL TO ALL ONES
003502	005077	175400		CLR	RSBA	
003506	005777	175374		TST	RSBA	;TEST FOR BIT0 SET IN RSBA READ INL BIT
003512	001401			BEQ	:+4	;YES
003514	104020			HLT	:BA	;NO
003516	104400					

TST11: SCOPE

;CAN WE SET ALL BITS IN RSWC REGISTER

003520	012777	177777	175356	MOV	\$177777,RSWC	;SET WC BITS
003526	022777	177777	175350	CMP	\$177777,RSWC	;ARE ALL BITS SET
003534	001401			BEQ	:+4	;YES
003536	104010			HLT	:WC	;NO
003540	012777	125252	175336	MOV	\$125252,RSWC	;SET THESE BITS
003546	022777	125252	175330	CMP	\$125252,RSWC	;ARE THEY =
003554	001401			BEQ	:+4	;YES
003556	104010			HLT	:WC	;SHOULD BE 125252
003560	012777	052525	175316	MOV	\$52525,RSWC	;SET THESE BITS
003566	022777	052525	175310	CMP	\$52525,RSWC	;ARE THEY =
003574	001401			BEQ	:+4	;YES
003576	104010			HLT	:WC	;SHOULD BE 152525
003600	104400					

TST12: SCOPE

;FLOAT A 1 THROUGH RSWC

003602	012701	000001		FLOTWC: MOV	\$1,GOOD	;GET A 1
003606	000241			CLC		;CLEAR CARRY
003610	010177	175270		IS:	GOOD,RSWC	;FLOAT NUMBER
003614	017700	175264		MOV	RSWC,BAD	;GET WC
003620	020100			CMP	GOOD,BAD	;COMPARE WC
003622	001401			BEQ	:+4	;WC CORRECT
003624	104000			HLT		;BAD=WC GOOD=CORRECT ANS
003626	006101			ROL	GOOD	;ROTATE NUMBER
003630	103367			BCC	IS	;LOOP TILL DONE

PH70-RSD4 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 68  
 CERS00 - CERS00 23-JAN-78 13:36 TSTS TEST RSCS2

SEG C029

:CLEAR THE WORD COUNT REGISTER  
 003632 104400 TST13: SCOPE

003634 012777 177777 175242	MOV #177777,0RSWC	;SET RSWC REGISTER EQUAL TO ALL ONES
003642 005077 175236 175232	CLR 0RSWC	
003646 005777 175232	TST 0RSWC	;DID ALL BITS GET CLEARED
003652 001401	BEQ +4	;YES
003654 104004	HLT :WC	;NO
003656 104400		

TST14: SCOPE  
 ;CAN WE SET ALL THE BITS IN THE RSDA REGISTEP.

003660 012777 177777 175222	MOV #177777,0RSDA	;SET ALL BITS
003666 022777 177777 175214	CMP #177777,0RSDA	;ARE THE BITS SET
003674 001401	BEQ +4	;YES
003676 104004	HLT :DA	;NO
003700 012777 125252 175202	MOV #125252,0RSDA	;SET THESE BITS
003706 022777 125252 175174	CMP #125252,0RSDA	;ARE THEY =
003714 001401	BEQ +4	;YES
003716 104004	HLT :DA	;SHOULD BE 125252
003720 012777 052525 175162	MOV #52525,0RSDA	;SET THESE BITS
003726 022777 052525 175154	CMP #52525,0RSDA	;ARE THEY =
003734 001401	BEQ +4	;YES
003736 104004	HLT :DA	;SHOULD BE 52525
003740 104400		

TST15: SCOPE  
 ;FLOAT A 1 THROUGH RSDA

003742 012701 000001	FLOTDA: MOV #1,GOOD	;GET A 1
003746 000241	CLC	;CLEAR CARRY
003750 010177 175134	1\$: MOV GOOD,0RSDA	;FLOAT NUMBER
003754 017700 175130	MOV 0RSDA,BAD	;GET DA
003760 020100	CMP GOOD,BAD	;COMPARE DA
003762 001401	BEQ .+4	;DA CORRECT
003764 104000	HLT	;BAD=DA GOOD=CORRECT ANS
003766 006101	ROL GOOD	;ROTATE NUMBER
003770 103367	BCC 1\$	;LOOP TILL DONE

22-CERSDC-C  
22-CERSDC-E:  
RH70-RS04 MAINTENANCE MODE DIAGNOSTIC  
23-JAN-78 13:36 TSTS TEST RSCS2 MACY11 30A(1052) 23-JAN-78 13:38 PAGE 69

; CAN WE CLEAR THE RSDA REG.  
 003772 104400 TST16: SCOPE  
 003774 012777 177777 175106 MOV #177777,DRSDA ;SET RSDA TO ALL ONES  
 004002 005077 175102 CLR DRSDA  
 004006 005777 1750-6 TST DRSDA ;TEST FOR ZERO RSDA  
 004012 001401 BEQ +4 ;YES  
 004014 104004 HLT !DA ;ANS SHOULD BE 0  
 004016 104400 TST17: SCOPE  
 ; SET AND CLEAR THE RSER REG.  
 004020 012777 177017 175066 MOV #177017,DRSER ;SET THESE BITS  
 004026 022777 177017 175060 CMP #177017,DRSER ;DID THEY SET  
 004034 001401 BEQ +4 ;YES  
 004036 104002 HLT !ER ;RSER SHOULD = 157017  
 004040 112777 000001 175046 MOVB #1,DRSER ;A MOVB INST  
 004046 022777 000001 175040 CMP #1,DRSER ;SHOULD MODIFY COMPLETE WD  
 004054 001401 BEQ +4 ;OK  
 004056 104002 HLT !ER  
 004060 104400 TST20: SCOPE  
 004062 012777 052005 175024 MOV #52005,DRSER ;SET THESE BITS  
 004070 022777 052005 175016 CMP #52005,DRSER ;DID THEY SET  
 004076 001401 BEQ +4 ;YES  
 004100 104002 HLT !ER ;ER SHOULD = 52005  
 004102 104400 TST21: SCOPE  
 004104 012777 125012 175002 MOV #125012,DRSER ;SET THESE BITS  
 004112 022777 125012 174774 CMP #125012,DRSER ;DID THEY SET  
 004120 001401 BEQ +4 ;YES  
 004122 104002 HLT !ER ;ER SHOULD = 105012

004124 104400 TST22: SCOPE

004126 012777 177017	174760	MOV \$177017, JRSER	; SET THESE BITS
004134 005077 174754		CLR JRSER	; CLEAR THEM
004140 005777 174750		TST JRSER	; DID THEY CLEAR
004144 001401		BEQ +4	; YES
004146 104002		HLT !ER	; SHOULD = 0
004150 104400		;SET AND CLEAR RSMR	
004152 012777 000070	174744	MOV #70, JRSMR	; SET THESE BITS
004160 017767 174740	175026	MOV JRSMR, WORK	; PUT INTO WORKABLE REG
004166 042767 177700	175020	BIC #177700, WORK	; CLEAR JUNK
004174 022767 000070	175012	CMP #70, WORK	; DID THEY SET
004202 001401		BEQ +4	; YES
004204 104220		HLT !MR	; SHOULD = 70
004206 104400		TST24: SCOPE	
004210 012777 000070	174706	MOV #70, JRSMR	; SET BITS
004216 005077 174702		CLR JRSMR	; CLEAR THEM
004222 032777 000077	174674	BIT #77, JRSMR	; DID THEY CLEAR
004230 001401		BEQ +4	; YES
004232 104220		HLT !MR	; BITS (77) SHOULD = 0
004234 104400		TST25: SCOPE	
004236 012777 000050	174660	MOV #50, JRSMR	; SET BITS
004244 017767 174654	174742	MOV JRSMR, WORK	; PUT IN WORKABLE REG
004252 042767 177700	174734	BIC #177700, WORK	; CLEAR JUNK
004260 022767 000050	174726	CMP #50, WORK	; DID THESE BITS SET
004266 001401		BEQ +4	; YES
004270 104220		HLT !MR	; BITS (50) SHOULD BE SET
004272 104400		TST26: SCOPE	
004274 012777 000020	174622	MOV #20, JRSMR	; SET BITS
004302 017767 174616	174704	MOV JRSMR, WORK	; PUT INTO WORKABLE REG
004310 042767 177700	174676	BIC #177700, WORK	; CLEAR JUNK
004316 022767 000020	174670	CMP #20, WORK	; DID THEY SET
004324 001401		BEQ +4	; YES
004326 104220		HLT !MR	; MR SHOULD AT LEAST HAVE A 21

RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 71  
 TERSOC E: 23-JAN-78 13:36 ;TST27 TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, WC AND BA

\*\*\*\*\*  
 ;TEST 27 TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, WC AND BA  
 \*\*\*\*\*

004330	104400			TST27: SCOPE	
004332	104414			BITST: CLRDK	CLEAR ALL RS REG
004334	012777	003566	174536	MOV #3566, @RS1CS1	:LOAD CS1
004342	112777	000005	174564	MOVB #5, @RS1CS1B	:LOAD BIT
004350	022777	004766	174522	CMP #4766, @RS1CS1	:DID IT LOAD?
004356	001401			BEQ .+4	:YES
004360	104001			HLT !CS1	
004362	112777	000032	174510	MOVB #32, @RS1CS1	
004370	022777	004632	174502	CMP #4632, @RS1CS1	
004376	001401			BEQ .+4	
004400	104001			HLT !CS1	;CS1 SHOULD = 4632
004402	104400			TST30: SCOPE	
004404	016777	174550	174470	BITCS2: MOV UNNUM, @RS1CS2	:LOAD UNIT NUMBER
004412	052777	177400	174462	BIS #177400, @RS1CS2	:LOAD ALL BITS
004420	105077	174512		CLRB @RS1CS2B	:CLR UPPER BYTE
004424	016701	174530		MOV UNNUM, GOOD	:GET UNIT NO.
004430	052701	000100		BIS #100, GOOD	:SET OR BIT
004434	017700	174442		MOV @RS1CS2, BAD	:GET CS2
004440	020001			CMP BAD, GOOD	:IS CS2 CORRECT?
004442	001401			BEQ .+4	:YES
004444	104000			HLT	;LOAD BYTE DID NOT WORK
004446	104400			TST31: SCOPE	
004450	012777	025252	174426	BITWC: MOV #25252, @RS1WC	:LOAD WC
004456	112777	000377	174454	MOVB #377, @RS1WC	:LOAD BIT
004464	022777	177652	174412	CMP #177652, @RS1WC	:DID IT LOAD?
004472	001401			BEQ .+4	:YES
004474	104010			HLT !WC	:NO WC SHOULD = 177652
004476	112777	000123	174400	MOVB #123, @RS1WC	
004504	022777	177523	174372	CMP #177523, @RS1WC	
004512	001401			BEQ .+4	
004514	104010			HLT !WC	;WC SHOULD = 177523
004516	104400			TST32: SCOPE	
004520	012777	025252	174360	BITBA: MOV #25252, @RS1BA	:LOAD DA
004526	112777	000377	174406	MOVB #377, @RS1BA	:LOAD BIT
004534	022777	177652	174344	CMP #177652, @RS1BA	:DID IT LOAD?
004542	001401			BEQ .+4	:YES
004544	104020			HLT !BA	:DA SHOULD = 177652
004546	112777	000125	174332	MOVB #125, @RS1BA	
004554	022777	177524	174324	CMP #177524, @RS1BA	
004562	001401			BEQ .+4	
004564	104020			HLT !BA	;BA SHOULD = 177525
004566	104414			CLRDK	;CLEAR ALL RS REG

GO3

REF ID: S870-F504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE 7c  
 ERASED BY 23 JAN 78 13:36

TEST 33 LOAD RSDB WITH ALL ONES AND ALL ZEROS

\*\*\*\*\*  
 : TEST 33 LOAD RSDB WITH ALL ONES AND ALL ZEROS  
 \*\*\*\*\*

004570	104400		ST33: SCOPE	
004572	104414		ZERONE: CLR DK	: CLEAR ALL RS REG
004574	005077	174322	CLR	: LOAD DB WITH ALL 0
004600	012777	177777	MOV #177777 JRSDB	: LOAD DB WITH ALL ONES
004606	012767	002000	MOV #2000 WORK	: TIME OUT ROUTINE
004614	012701	000300	MOV #300 GOOD	: GET CORRECT FOR CS2
004620	056701	174334	BIS UNNUM GOOD	
004624	017700	174252	2\$: MOV #RSCS2 BAD	: GET CS2
004630	020100		CMP GOOD, BAD	: IS IT CORRECT?
004632	001404		BEQ 3\$	: YES
004634	005367	174354	DEC WORK	: TO WAIT FOR OR
004640	001371		BNE 2\$	: TO SET
004642	104200		HLT !CS2	: OR SHOULD BE SET
004644	005001		CLR GOOD	
004646	017700	174250	MOV JRSDB, BAD	: LOAD BAD WITH DB
004652	020100		CMP GOOD, BAD	: IS BAD CORRECT
004654	001401		BEQ .+4	: YES
004656	104000		HLT	: COULD NOT FLOAT 0 THROUGH DB
004660	012701	177777	MOV #-1 GOOD	: LOAD GOOD WITH ANS
004664	017700	174232	MOV JRSDB, BAD	: GET DATA FROM DB
004670	020100		CMP GOOD, BAD	: IS DB CORRECT
004672	001401		BEQ .+4	: YES
004674	104000		HLT	: BAD SHOULD = 177777

H03

22-CERSC-C PH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY(1 30A 1052) 23-JAN-78 13:38 PAGE 73  
 CERSD0.F11 23-JAN-78 13:36 TST33 LOAD RSDB WITH ALL ONES AND ALL ZEROS

76 0033

: TEST INTERRUPT IN THE RH11  
 : BY MOVING 300 INTO RHCS1

:\*\*\*\*\* TEST 34 TEST INTERRUPT IN RH11 \*\*\*\*\*

:\*\*\*\*\* TEST 34 TEST INTERRUPT IN RH11 \*\*\*\*\*

004676 104400				INT: ST34: SCOPE		
004700 104414				INT: CLRDK		CLEAR ALL ERRORS
004702 012777 004754 174220				MOV	\$PGTRAP, \$RSVEC	SET UP VECTOR
004710 012777 000340 174214				MOV	\$340, \$RSVCPS	SET TRAP PS
004716 012737 000200 177776				MOV	\$200, \$RSPS	SET PS AT PRIORITY 4
004724 012777 000300 174146				MOV	\$300, \$RSCS1	THIS SHOULD CAUSE A TRAP
004732 012767 000500 174254				MOV	\$500, WORK	SETUP LOOP
004740 005367 174250			IS:	DEC	WORK	DEC LOOP SHOULD
004744 001375				BNE	1\$	INTERRUPT BEFORE LOOP IS DONE
004746 104001				HLT	:CS1	SHOULD NEVER GET HERE
004750 000167 000014				JMP	INTDON	GET OUT
004754 022626				PGTRAP: CMP	(6)+, (6)+	TRAP OK
004756 022777 004200 174114				CMP	\$4200, \$RSCS1	DID IE CLEAR?
004764 001401				BEQ	+4	YES
004766 104001				HLT	:CS1	IE SHOULD BE CLEARED
004770				INTDON:		

22-CERSD-D RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13 38 MHSE  
CERSD.P:1 23-JAN-78 13:36 TST35 MAINTENANCE TIMING TEST

```
*****  
:TEST 35 MAINTENANCE TIMING TEST  
*****  
+ST35: SCOPE
```

004770 104400

```
:MODULE TESTED GO92  
:THE FOLLOWING TEST ON THE R504 DISK IS A SINGLE-STEPPED  
:MAINTENANCE MODE TEST ON THE R504 TIMING LOGIC. THE ACTUAL  
:DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER--I.E.  
:THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE  
:TIMING LOGIC. WE ARE TESTING THE ENTIRE TIMING TRACK LOGIC. IN  
:PULSE FUNCTION, RESYNC AREA, SECTOR COUNTERS, ETC.
```

:PUT DRIVE IN MAINTENANCE MODE

004772 104414	001040 174164	MRTIME: CLRDK	CLEAR DRIVE REGISTERS
004774 052767		BIS #1040,ONCEE	SET CLK CNT
005002 104430		MRIND	SEND INDEX PULSE TO MR REG
005004 104420		MRCK	CHECK MAINTENANCE REG FOR
005006 022701		22701	22701
005010 104424		MRINT	INIT MAINT MODE (CLEAR MRSP
005012 104430		MRIND	BY SENDING 2 CLOCK PULSES
005014 104420		MRCK	SEND MAINT INDEX PULSE
005016 022701		22701	CHECK MAINT REG TO
005020 104000		HLT	EQUAL 22701 MR=BAD GOOD=CORRECTIONS COULD NOT INITIALIZE MR REG

; INDEX PULSE SHOULD CLEAR LOOK-AHEAD REG

005022 005777 174072	TST	RSLA	IS RSLA CLEARED
	BEQ	+4	YES
005026 001401	HLT	:MR!LA	RSLA SHOULD BE CLEARED
005030 104224			WITH THE INDEX PULSE

```
:PERFORM MAINTENANCE CLOCK OPERATION 1024 TIMES TO  
:PROVIDE CLOCK TO STEP TIMING THRU RESYNC PERIOD.  
:IF SECTOR PULSE IS ASSERTED DURING THIS LOOP  
:CHECK SECTOR BOUNDARY COUNTER AND E12
```

005032 012767 001000 174142	MRTIM1: MOV	#512.,REPT	CLOCK MAINT REG WITH AN 11 AND A !
005040 104422	MRCLK		CHECK MR REG TO
005042 104420	MRCK		EQUAL 22701
005044 072701	72701		MR = BAD, GOOD = CORRECT ANSWER
005046 104000	HLT		CLOCK MR
005050 104422	MRCLK		CHECK MR TO
005052 104420	MRCK		EQUAL 22701
005054 022701	22701		BAD=MR REG GOOD=CORRECTIONS
005056 104000	HLT		IS THE LOOP DONE YET?
005060 005367 174116	DEC	REPT ~MRTIM1	NO-LOOP
005064 001365			

22-JERSO-E  
22-JERSO-F.I. FHD0-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A,1052) 23-JAN-78 13:38 PAGE 75  
23 JAN 78 13:36 TST35 MAINTENANCE TIMING TEST

SEG DC35

;AFTER ONE MORE CLOCK SECTOR PULSE SHOULD BE ASSERTED  
;IF NOT, CHECK SECTOR BOUNDARY COUNTER, SECTOR BOUNDARY FF (E21, AND E12

005066	104422		MRCLK	:CLOCK MAINT REG WITH A 11 AND A 1	
005070	104420		MRCK	:CHECK MR REG TO	
005072	072301		72301	:EQUAL 72301	
005074	104000		HLT	:MR=BAD GOOD=CORRECTIONS	
005076	104422		MRCLK	:CLOCK MR WITH 11 AND A 1	
005100	104420		MRCK	:CHECK MAINT REG	
005102	022301		22301	:TO EQUAL 22301	
005104	104000		HLT	:MR=BAD GOOD-CORRECT ANS	
005106	005777	174006	TST JRSLA	:DOES LOOK AHEAD REG=0	
005112	001401		BEQ MRT2	:YES-CONT	
005114	104224		HLT !MR!LA	:LOOK AHEAD REG SHOULD=0	
;PERFORM MAINTENANCE CLOCK OPERATION 80 TIMES TO PROVIDE ;CLOCK PULSES TO STEP THRU 1ST SECTOR PRE-AMBLE AREA					
005116	005002		MRT2: CLR R2	:CLEAR R2 FOR SECTOR COMPARE WITH LA REG	
005120	012767	000050	MOV #40.,REPT	:80CLOCKS TO STEP THRU PRE-AMBLE	
005126	104422		MRT2A: MRCLK	:CLOCK MR WITH A 11 AND A 1	
005130	104420		MRCK	:CHECK MAINT REG	
005132	073701		73701	:EQUAL 73701	
005134	104000		HLT	:MR = BAD GOOD = CORRECT ANS	
005136	104422		MRCLK	:CLOCK MR REG	
005140	104420		MRCK	:CHECK MR REG	
005142	023701		23701	:TO EQUAL 23701	
005144	104000		HLT	:MR = BAD GOOD = CORRECTANS	
005146	005367	174030	DEC REPT	:REPEAT	
005152	001365		BNE MRT2A	:LOOP 40 TIMES	
005154	012767	002200	174020	:SUPPLY CLOCKS TO STEP THROUGH THE DATA AREA IN THE SECTOR	
005162	104422		MOV #9.*128.,REPT	:18 CLOCKS PER DATA WORD	
005164	104420		MRT2B: MRCLK	:CLOCK MR WITH A 11 AND A 1	
005166	073701		MRCK	:CHECK MAINT REG	
005170	104000		73701	:TO EQUAL 73701	
005172	104422		HLT	:MR = BAD GOOD = CORRECT ANS	
005174	104420		MRCLK	:CLOCK MR REG	
005176	023701		MRCK	:CHECK MR REG	
005200	104000		23701	:TO EQUAL 23701	
005202	005367	173774	DEC REPT	:MR=BAD GOOD=CORRECTANS	
005206	001365		BNE MRT2B	:REPEAT	
				:LOOP	

REVISION : PHD-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A 1052) 23-JAN-78 13:38 PAGE 76  
 DERSDE : 23 JAN 78 13:36 TST35 MAINTENANCE TIMING TEST

REC 0036

; SUPPLY ENOUGH MAINT CLOCKS TO STEP THROUGH THE CRC AREA  
 ; AND THE DEAD PAND ON THE SECTOR

005210	012767	000214	173764	MOV	#140, REPT	: AMOUNT OF CLOCKS TO END OF SECTOR
005216	104422			MRT2C:	MRCLK	: CLOCK MR WITH A 11 AND A 1
005220	104420				MRCK	: CHECK MAINT REG
005222	073701				73701	: TO EQUAL 73701
005224	104000				HLT	: MR = BAD GOOD = CORRECT ANS
005226	104422				MRCLK	: CLOCK MR REG
005230	104420				MRCK	: CHECK MAINT REG
005232	023701				23701	: TO EQUAL 23701
005234	104000				HLT	: MR=BAD GOOD=CORRECT ANS
005236	005367		173740	DEC	REPT	: REPEAT
005242	001365			RNE	MRT2C	: _LOOP
005244	104422				MRCLK	: CLOCK MR REG
005246	104420				MRCK	: CHECK MR REG
005250	073701				73701	: TO EQUAL 73701
005252	104000				HLT	: MR = BAD GOOD = CORRECT ANS

; ONE MORE CLOCK SHOULD CAUSE SECTOR PULSE  
 ; IF NOT, CHECK E16-6

005254	104422			MRCLK		: CLOCK MR WITH A 11 AND A 1
005256	104420			MRCK		: MAINT REG SHOULD
005260	023701			23701		: EQUAL 22301
005262	104000			HLT		: MR=BAD GOOD=CORRECT ANS
005264	104422			MRCLK		: CLOCK MR WITH A 11 AND A 1
005266	104420			MRCK		: MAINT REG
005270	072301			72301		: SHOULD EQUAL 72301
005272	104000			HLT		: MR=BAD GOOD=CORRECT ANS

; LOOK-AHEAD REGISTER SHOULD NOW POINT TO SECTOR 1 (OR 4000 IF INTERLEAVED)

005274	022777	000002	173624	CMP	#2, JRSDT	: INTERLEAVED?
005302	001403			BEQ	3\$	: NO
005304	062702	004000		ADD	#4000, R2	: YES
005310	000402			BR	2\$	: CONT
005312	062702	000100		ADD	#100, R2	: INCREMENT SECTOR COMPARE
005316	020277	173576		CMP	R2, JRSLA	: LA REG SHOULD=100
005322	001401			BEQ	1\$	: LA IS CORRECT
005324	104224			HLT	!MR!LA	: LA SHOULD=100

ER-EE

FHTO-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23 JAN-78 13:38 PAGE 77  
TST35 MAINTENANCE TIMING TEST

SES C037

;REPEAT NEXT STEPS 62 TIMES. LOOK-AHEAD REGISTER SHOULD INCREMENT  
;TO SHOW NEXT SECTOR. CHECKS FOR ALL SECTORS. IF DRIVE IS NOT  
;INTERLEAVED LA = 200,300, ETC. IF DRIVE IS INTERLEAVED  
;LA = 100, 400, 200, 4200 ETC. SEE SERVICE MANUAL FOR DETAILS

005326	012767	000076	173650	1\$: MOV	#62, REPT1	
005334	012767	005152	173640	MRT3: 3\$: MOV	#2666., REPT	:CLOCK MR WITH A 11 AND A 1
005342	104422			MRCLK		:STEP THROUGH
005344	005367	173632		DEC	REPT	:SECTOR
005350	001374			BNE	3\$	:CLOCK MR WITH A 11 AND A 1
005352	104422			MRCLK		:MAINT REC
005354	104420			MRCK		:SHOULD EQUAL 22701
005356	022701			22701		:MR=BAD GOOD=CORRECT ANS
005360	104000			HLT		:1 MORE CLK SAME SECTOR PULSE
005362	104422			MRCLK		:MAINT REC SHOULD
005364	104420			MRCK		:EQUAL 72301
005366	072301			72301		:MR=BAD GOOD=CORRECT ANS
005370	104000			HLT		:DRIVE INTERLEAVED?
005372	022777	000002	173526	CMP	#2, @RSOT	:NO
005400	001420			BEQ	6\$	:DO I ADD 4000
005402	032767	001000	173556	BIT	#BIT9,ONCEE	:OR SUBTRACT IT FROM WHAT I EXPECT TO
005410	001406			BEQ	4\$	:FIND IN RSLA
005412	042767	001000	173546	BIC	#BIT9,ONCEE	
005420	162702	004000		SUB	#4000,R2	
005424	000406			BR	6\$	
005426	052767	001000	173532	4\$: BIS	#BIT9,ONCEE	
005434	062702	004000		ADD	#4000,R2	
005440	000402			BR	5\$	
005442	062702	000100		ADD	#100,R2	:INCREMENT SECTOR COMPARE
005446	017700	173446		MOV	@RSLA,BAD	:LA REG SHOULD HAVE INCREMENTED TO NEXT SECTOR
005452	010201			MOV	R2,GOOD	:GET CORRECT ANS FOR RSLA
005454	020100			CMP	GOOD,BAD	:COMPARE FOR CORRECT ANS
005456	001401			BEQ	1\$	:RSLA IS GOOD
005460	104000			HLT		:RSLA=BAD GOOD=CORRECT ANS
005462	005367	173516		1\$: DEC	REPT1	:REPEAT 62
005466	001322			BNE	MRT3	:TIMES
005470	012767	005152	173504	2\$: MOV	#2666., REPT	:COUNT FOR LAST SECTOR
005476	104422			MRCLK		:CLOCK
005500	005367	173476		DEC	REPT	:THRU
005504	001374			BNE	2\$	:LAST SECTOR
005506	017700	173406		MOV	@RSLA,BAD	:GET CONTENTS OF RSLA
005512	012701	007777		MOV	#7777,GOOD	:GET CORRECT ANS
005516	020100			CMP	GOOD,BAD	:DOES RSLA EQUAL 7777
005520	001401			BEQ	.+4	:YES
005522	104000			HLT		:BAD=RSLA GOOD=CORRECT ANS

22-CERSD-C RH70-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 78  
CERSDC.PII 23-JAN-78 13:36 TST36 SECTOR FRACTION TEST

\*\*\*\*\*  
TEST 36 SECTOR FRACTION TEST  
\*\*\*\*\*

005524 104400

TST36: SCOPE  
MODULE TESTED G092  
CLOCK THROUGH AN ENTIRE TRACK IN MAINT MODE WHILE  
CHECKING FOR THE PROPER OPERATION OF THE LOOK-AHEAD REGISTER AND  
THE SECTOR FRACTION COUNTER. WHEN THE LAST WORD IS BEING TRANSFERRED  
SECTOR AND FRACTION IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK  
HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL CLEAR THE  
FRACTION BITS IF ANOTHER WORD IS CLOCKED RSLA SHOULD INDICATE 7700 ON  
ANOTHER MAINTENANCE CLOCK.

005526	104414		MRT4:	CLRD0	:CLEAR DRIVE REGISTERS
005530	052767	000040	BIS	#40,ONCEE	:SET FLAG BITS
005536	042767	003000	BIC	#3000,ONCEE	
005544	005057	173424	CLR	MCCNT	:CLEAR MAINT CLOCK COUNTER
005550	005002		CLR	R2	:CLEAR R2 FOR SECTOR COUNTER
005552	104430		MRIND		:SEND INDEX PULSE TO MR REG
005554	104420		MRCK		:CHECK MR REG
005556	022701		22701		:TO EQUAL 22701
005560	104424		MRINT		:INIT MAINT MODE
005562	104430		MRIND		:ISSUE A MAINT INDEX PULSE
005564	104420		MRCK		:TO CLEAR THE DRIVE
005566	022701		22701		:CHECK MAINT REG
005570	104000		HLT		:TO EQUAL 22701
					:MR=BAD GOOD=CORRECT ANS

; ISSUE 1024 MAINT CLOCKS TO STEP THROUGH THE RESYNC AREA

005572	012767	001000	173402	MRT4A:	MOV #512.,REPT	:COUNT TO STEP THRU RESYNC AREA
005600	104422			MRCLK		:CLOCK THROUGH RESYNC
005602	104420			MRCK		:CHECK MAINT REG
005604	072701			72701		:TO EQUAL 72701
005606	104000			HLT		:MR = BAD GOOD = CORRECT ANS
005610	005777	173304		TST	#RSLA	:IS RSLA=TO 0
005614	001401			BEQ	+4	:YES
005616	104204			HLT	:LA	:RSLA SHOULD=0 DURING RESPONSE
005620	104422			MRCLK		:CLOCK MR REG
005622	104420			MRCK		:CHECK MR REG
005624	022701			22701		:TO EQUAL 22701
005626	104000			HLT		:BAD=MR GOOD=CORRECT ANS
005630	005777	173264		TST	#RSLA	:IS RSLA=TO 0
005634	001401			BEQ	+4	:YES
005636	104204			HLT	:LA	:RSLA SHOULD=0 DURING RESPONSE
005640	005367	173336		DEC	REPT	:LOOP THROUGH
005644	001355			BNE	MRT4A	:RESYNC AREA

; ONE MORE PULSE SHOULD CAUSE THE FIRST SECTOR PULSE

005646	104422		MRCLK		:CLOCK MR WITH A 11 AND A 1
005650	104420		MRCK		:CHECK MAINT REG FOR SECTOR PULSE
005652	072301		72301		:MR SHOULD=72301
005654	104000		HLT		:MR=BAD GOOD=CORRECT ANS

22-CERSD-O  
ERSOO.P11RH70-R504 MAINTENANCE MODE DIAGNOSTIC  
TST36 SECTOR FRACTION TEST MACY11 30A(1052) 23-JAN-78 13:38 PAGE 79

SEQ 0039

005656 104422  
005660 104420  
005662 022301  
005664 104000MRT4B: MRCLK  
MRCK  
22301  
HLT  
;CLOCK MR REG WITH A 11 AND A 1  
;CHECK MAINT REG  
;TO EQUAL 22301  
;MR=BAD GOOD=CORRECT ANS

;SECTOR FRACTION BITS IN LOOK-AHEAD REGISTER SHOULD BE CLEARED (EQUAL TO 00)

005676 017700 173226  
005672 010201  
005674 020100  
005676 001401  
005700 104000MOV JRSLA,BAD  
MOV R2,GOOD  
CMP GOOD,BAD  
BEQ 1\$  
HLT  
;GET RSLA  
;GET CORRECT ANS  
;IS THE RSLA REG CORRECT  
;YES  
;RSLA=BAD GOOD=CORRECTANS;STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA  
;AREA WHILE CHECKING THE SECTOR FRACTION005702 012767 000244 173272  
005710 104422  
005712 017700 173202  
005716 010201  
005720 020001  
005722 001401  
005724 104000  
005726 005367 173250  
005732 0013661\$: MRT4C: MRCLK #164.,REPT  
MOV JRSLA,BAD  
MOV R2,GOOD  
CMP BAD,GOOD  
BEQ 1\$  
HLT  
DEC REPT  
BNE MRT4C  
;FOR FIRST FRACTION CHANGE  
;CLOCK MR REG WITH A 11 AND A 1  
;GET RSLA  
;GET CORRECT ANS  
;IS RSLA CORRECT  
;YES  
;BAD=RSLA GOOD=CORRECT ANS  
;LOOP ON  
;PREAMBLE AREA

;ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE

005734 104422  
005736 005202  
005740 017700 173154  
005744 010201  
005746 020001  
005750 001401  
005752 104000MRCLK  
INC R2  
MOV JRSLA,BAD  
MOV R2,GOOD  
CMP BAD,GOOD  
BEQ 2\$  
HLT  
;CLOCK MR WITH A 11 AND A 1  
;COUNT THE FRACTION  
;GET RSLA  
;GET CORRECT ANS  
;IS RSLA CORRECT?  
;YES  
;RSLA=BAD GOOD=CORRECT ANS;FIRST FRACTION CHANGES AFTER 164 MAINT. CLKS, THE REST  
;CHANGE AFTER 40 MAINTENANCECLOCKS005754 012767 000076 173220  
005762 012767 000047 173214  
005770 104422  
005772 017700 173122  
005776 010201  
006000 020100  
006002 001401  
006004 104000  
006006 005367 173172  
006012 0013662\$: MRT4D: MRCLK #62.,REPT  
MOV JRSLA,BAD  
MOV R2,GOOD  
CMP GOOD,BAD  
BEQ 1\$  
HLT  
DEC REPT1  
BNE MRT4E  
;COUNT FOR WORDS IN A SECTOR  
;COUNT FOR SECT FRACT TO CHANGE  
;CLOCK MR WITH A 11 AND A 1  
;GET RSLA  
;GET CORRECT ANS  
;IS RSLA CORRECT?  
;YES  
;RSLA=BAD GOOD=CORRECT ANS  
;LOOP

:ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE

006014	104422			MRCLK		CLOCK MR WITH A 11 AND A 1
006016	022702	007---		CMP	#7777,R2	AT THE LAST SECTOR-LAST FRAC??
006022	001472			BEQ	MRT4F	YES, FINISH THE SECTOR
006024	005202			INC	R2	NO ADD 1 TO FRACTION
006026	017700	173066	4\$:	MOV	#RSLA,BAD	GET RSLA
006032	022777	000002	173066	CMP	#2,DR5DT	IS THIS DIRVE INTERLEAVED?
006040	001431			BEQ	12\$	NO
006042	032767	002000	173116	BIT	#BIT10,ONCEE	HAS REPT GONE TO ZERO YET FOR THIS SECTOR?
006050	001425			BEQ	12\$	NO
;RSLA NOW POINTS TO NEXT INTERLEAVED SECTOR BIT 9 IN ONCEE						
;INDICATES WHETHER RSLA SHOULD NOW BE BETWEEN						
;0000-3700(1) OR 4000-7700(0).						
006052	032767	001000	173106	BIT	#BIT9,ONCEE	SHOULD RSLA BE BETWEEN 0-3700?
006060	001004			BNE	9\$	YES
006062	052767	001000	173076	BIS	#BIT9,ONCEE	SET FOR NEXT PASS
006070	000406			BR	10\$	
006072	042767	001000	173066	9\$:	BIC	#BIT9,ONCEE
006100	042702	004000		BIC	#4000,R2	CLEAR FOR NEXT PASS
006104	000404			BR	5\$	MAKE EXPECTED RSLA LESS THAN 4000
006106	062702	004000		ADD	#4000,R2	COMPENSATE FOR INTERLEAVING
006112	162702	000100		SUB	#100,R2	
006116	042767	002000	173042	5\$:	BIC	#BIT10,ONCEE
006124	010201			MOV	R2,GOOD	CLEAR FLAG FOR NEXT SECTOR
006126	020100			CMP	GOOD,BAD	GET CORRECT ANSWER FOR RSLA
006130	001401			BEQ	2\$	IS RSLA CORRECT
006132	104000			HLT		YES
006134	005367	173042		2\$:	DEC	RSLA=BAD GOOD=CORRECT ANS
006140	001310			BNE	MRT4D	HAS SECTOR FRACTION REACHED 77?
;NO						

:CHECK FOR END OF ONE SECTOR OR BEGINNING OF NEXT

006142	010203		11\$:	MOV	R2,R3	CHECK SECTOR FRACTION	
006144	042703	177700		BIC	#177700,R3	END OF SECTOR?	
006150	022703	000077		CMP	#77,R3	YES	
006154	001402			BEQ	3\$	NO, BEGINNING OF NEXT	
006156	000167	177474		JMP	MRT4B	SET UP LOOP TO FINISH	
006162	012767	000025	173014	3\$:	MOV	#21,REPT1	
006170	012767	000001	173004	MOV	#1,REPT	THIS SECTOR	
006176	052767	002000	172762	BIS	#BIT10,ONCEE	REPT HAS GONE TO ZERO FOR THIS SECTOR	
006204	000167	177560		JMP	MRT4E	LOOP	
006210	012767	000021	172764	MRT4F:	MOV	#17.,REPT	
006216	104422		1\$:	MRCLK		CLOCK MR WITH A 11 AND A 1	
006220	017700	172674		MOV	#RSLA,BAD	GET RSLA	
006224	010201			MOV	R2,GOOD	R2 SHOULD=7777	
006226	020100			CMP	GOOD,BAD	IS RSLA CORRECT-END OF DISK?	
006230	001401			BEQ	2\$	YES	
006232	104000			HLT		RSLA=BAD GOOD=CORRECT ANS (7777)	
006234	005367	172742		2\$:	DEC	FINISH	
006240	001366			BNE	1\$	LOOP	

22-CERSD-D  
CERSD.D.P11

RH70-R504 MAINTENANCE MODE DIAGNOSTIC  
23-JAN-78 13:36

MACY11 30A(1052) 23-JAN-78 13:38 PAGE 81  
ST36 SECTOR FRACTION TEST

SEG CC4:

C04

:SECTOR AND FRACTION IS = TO 7777 TO INDICATE LAST WORD ON THIS TRACK  
:RSLA SHOULD EQUAL 7700 ON ANOTHER MAINT CLOCK.

006242 104422	MRT4G: MRCLK	:CLOCK MR WITH A 11 AND A 1
006244 017700	MOV RSLA,BAD	:GET RSLA
006250 012701	MOV 07700,GOOD	:GET CORRECT ANSWER
006251 020100	CMP GOOL,BAD	:IS RSLA CORRECT?
006256 001401	BEQ 1\$	:YES
006260 104000	HLT	:RSLA=BAD GOOD=CORRECT ANSWER
006262 104430	1\$: MRIND	:ISSUE AN INDEX PULSE TO CLEAR THE DRIVE
006264 017700	MOV RSLA,BAD	:GET RSLA
006270 005001	CLR GOOD	:GET CORRECT ANSWER
006272 020100	CMP GOOD,BAD	:IS RSLA CORRECT?
006274 001401	BEQ 2\$	:YES
006276 104000	HLT	:RSLA=BAD GOOD=CORRECT ANSWER
006300 104420	MRCK	:CHECK MR REG
006302 022701	22701	:TO EQUAL 22701
006304 104000	HLT	:MR=BAD GOOD=CORRECT ANSWER

PHTC R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13 38 PAGE Bc  
JAN-78 13:36

TEST 37 ILLEGAL FUNCTION TEST

```
*****  
TEST 37 ILLEGAL FUNCTION TEST  
*****  
TEST37: SCOPE
```

136 134400

```
:MODULE TESTED M7759, M7770  
:TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL  
:FUNCTION CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING  
:THE GO BIT. THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT  
:IS THEN SET. A CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE  
:SET IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE  
:DRIVE ERROR REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE  
:CHECKED.  
:ILLEGAL FUNCTIONS ARE DETECTED ON M7759 BY E20-8
```

006310 104414			MRLIF: CLRDK	CLEAR ALL THE DRIVE REGISTERS
006312 042767	000040	172646	BIC #BITS,ONCEE	CLEAR CLOCK CNT FLAG
006320 032767	000002	172640	BIT #BIT1,ONCEE	WAS THERE AN ERROR
006326 001002			BNE MRLF1	YES DO NOT CHANGE "ILF" CODE
006330 012702	000003		MOV #3,R2	SETUP FIRST "ILF" CODE
:PUT DRIVE IN MAINTENANCE MODE				
006334 104416			MRLF1: MRDM0	PUT DRIVE INTO MAINT MODE
006336 104420			MRCK	CHECK MR REG TO
006340 022701			22701	EQUAL 22701
006342 104424			MRINT	INIT MAINT MODE (CLEAR MRSP)
:ASSERT A MAINTENANCE MODE DISK "INDEX" PULSE				
006344 104430			MRLF2: MRIND	
006346 010277	172526		MOV R2,RSRCS1	SEND "ILF" WITH THE "GO" BIT
006352 017700	172534		MOV DRSDS,BAD	GET DRIVE STATUS REG
006356 012701	150600		MOV #150600,GOOD	GET CORRECT ANS
006362 020100			CMP GOOD,BAD	IS RSDS CORRECT?
006364 001440			BEQ 1\$	YES
006366 104402	006372		TYPE +2	ASCIZ <15><12>"ILLEGAL FUNCTION CODE SENT TO DRIVE= "
006442 010267	172546		MOV R2,WORK	GET FUNCTION CODE
006446 016746	172542		MOV WORK,-(S)	PUT WORK ON STACK
006452 104406			TYPES	TYPE STACK IN OCTAL - SUPPRESS
006454 052767	000002	172504	BIS #BIT1,ONCEE	SET ERROR BIT SO ILLEGAL FUN DOESN'T CHANGE
006462 104000			HLT	RSDS=BAD GOOD=CORRECT ANS
006464 104040			HLT !DS	
006466 042767	000002	172472	1\$: BIC #BIT1,ONCEE	CLEAR ERROR FLAG
006474 017700	172414		MOV DRSER,BAD	GET RSER
006500 012701	000001		MOV #1,GOOD	GET CORRECT ANS
006504 020100			CMP GOOD,BAD	DID "ILF" SET IN RSER
006506 001404			BEQ 2\$	YES
006510 052767	000002	172450	BIS #BIT1,ONCEE	SET ERROR BIT
006516 104000			HLT	RSER=BAD GOOD=CORRECT ANS
006520 042767	000002	172440	2\$: BIC #BIT1,ONCEE	CLEAR ERROR FLAG

1850-C MACY11 30A(1052) 23-JAN-78 13:38 PAGE 83  
 23-JAN-78 13:36 TST37 ILLEGAL FUNCTION TEST

SEE CC43

```

;CLEAR THE DRIVE FOR THE NEXT "ILF" CODE PASS
MRCILF: CLRDK      ;CLEAR ERRORS
          MOV  RSDS,BAD   ;GET RSDS REG
          MOV  #10600,GOOD ;GET CORRECT ANS
          CMP  GOOD,BAD   ;DID "ATA" AND "ERR" CLEAR IN RSDS?
          BEQ  1$           ;YES
          TYPE .,+c         ;.ASCIZ <15><12>"ATA AND ERR IN RSDS SHOULD CLEAR WITH :
          BIS  #BIT1,ONCEE  ;RSDS=BAD GOOD=CORRECT ANS
          HLT
          BIC  #BIT1,ONCEE  ;CLEAR ERROR FLAG
          MOV  RSER,BAD    ;GET RSER
          CLR  GOOD        ;GET CORRECT ANS
          CMP  GOOD,BAD   ;DID ILF CLEAR IN RSER
          BEQ  2$           ;YES
          TYPE .,+2         ;SET ERROR BIT
          BIS  #BIT1,ONCEE  ;.ASCIZ <15><12>"ILF IN RSER SHOULD CLEAR WITH INIT"
          HLT
          BIC  #BIT1,ONCEE  ;RSER=BAD GOOD=CORRECT ANS
          :GET NEXT ILLEGAL FUNCTION COE
          :CLEAR ERROR BIT

MRLF3: ADD  #2,R2    ;UPDATE ILF
        CMP  #1,R2    ;IS THIS A ILF CODE
        BEQ  MRLF3    ;NO-UPDATE IT
        CMP  #2,R2
        BEQ  MRLF3
        CMP  #3,R2
        BEQ  MRLF3
        CMP  #51,R2
        BEQ  MRLF3
        CMP  #61,R2
        BEQ  MRLF3
        CMP  #71,R2
        BEQ  MRLF3
        CMP  #101,R2
        BEQ  ILFDON
        JMP  MRLF1    ;FINISHED ALL ILF CODES GET OUT
                    ;START NEXT ILF FUNCTION

ILFDON:
CC-33C

```

22-0050-C FHTC-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE B4  
TESTS: 23-JAN-78 13:36 TST40 TEST NO-OP CODES 1 AND 21

```
*****  
;TEST 40 TEST NO-OP CODES 1 AND 21  
*****  
007030 104400 ;TST40: SCOPE  
;MODULE TESTED M7750  
007032 104414 MPOP: CLRDK :CLEAR ALL DRIVE REGISTERS  
007034 042767 000004 172124 BIC #BIT2,ONCEE :CLEAR ERROR FLAG  
007042 104416 MRDMD :PUT DRIVE INTO MAINT MODE  
007044 104420 MRCK :CHECK MR REG TO  
007046 022701 22701 :EQUAL 22701  
007050 104424 MRI4T :INIT MAINT MODE CLEAR MRSP  
SEND INDEX PULSE  
007052 032767 000010 172106 BIT #BIT3,ONCEE :TESTING CODE 1  
007060 001031 BNE 3$ :NO CODE 21  
007062 012777 000001 172010 MOV #1,JRSCS1 :LOAD NO-OP FUNCTION  
007070 012767 000001 172116 MOV #1,WORK :LOAD NO-OP FUNCTION  
007076 005777 172012 TST JR$ER :ANY ERRORS  
007102 001403 BEQ 1$ :NO  
007104 004767 012254 JSR PC,NOPERR :TYPE IT  
007110 104040 HLT !DS :TYPE ERROR  
007112 022777 010600 171772 1$: CMP #10600,JRSOS :IS RSOS CORRECT  
007120 001403 BEQ 2$ :YES  
007122 004767 012236 JSR PC,NOPERR :RSOS SHOULD  
007126 104040 HLT !DS :EQUAL 10600  
007130 042767 000004 172030 2$: BIC #BIT2,ONCEE :CLEAR ERROR FLAG  
;TEST NO-OP FUNCTION CODE 21  
007136 052767 000010 172022 BIS #BIT3,ONCEE :TEST TESTING CODE 21 FLAG  
007144 012767 000021 172042 3$: MOV #21,WORK :LOAD CODE 21  
007152 012777 000021 171720 MOV #21,JRSCS1 :LOAD FUNCTION  
007160 005777 171730 TST JR$ER :ANY ERRORS?  
007164 001403 BEQ 4$ :NO  
007166 004767 012172 JSR PC,NOPERR :YES TYPE ERROR  
007172 104040 HLT !DS :ERROR DURING NO-OP FUNCTION  
007174 022777 010600 171710 4$: CMP #10600,JRSOS :IS RSOS CORRECT  
007202 001403 BEQ 5$ :YES  
007204 004767 012154 JSR PC,NOPERR :TYPE ERROR  
007210 104040 HLT !DS :RSOS SHOULD=10600  
007212 042767 000014 171746 5$: BIC #14,ONCEE :CLEAR TEST BITS
```

77-ERSC-C RHT0-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 85  
SERSC.F.: 23-JAN-8 13:36 TST41 TEST NO-OP FUNCTION WITH ERROR BITS SET

\*\*\*\*\*  
TEST 41 TEST NO-OP FUNCTION WITH ERROR BITS SET  
\*\*\*\*\*

007220 104400

TST41: SCOPE

:MODULE TESTED M7759

007222 104417	MPOPER: CLRDK	:CLEAR ALL REGISTERS
007224 104446	MRDMD	:PUT DRIVE INTO MAINT MODE
007226 104420	MRCK	:CHECK MR REG
007230 022701	22701	:TO EQUAL 22701
007232 104424	MRINT	:INIT MAINT MODE /CLEAR MRSP
007234 104430	MRIND	:SEND INDEX PULSE

007236 012777 177777 171650	MOV #1,RSER	:LOAD RSER WITH ERRORS
007244 116701 171714	MOVB UNCMP,GOOD	:GET DRIVE UNDER TEST
007250 017700 171642	MOV #RSAS,BAD	:GET RSAS REG
007254 020100	CMP GOOD,BAD	:DID ATA BIT SET CALSED BY ERROR
007256 001427	BEQ 1\$	:YES
007260 104402 007264	TYPE ..+2	:ASCIZ <15><12>"SET ERROPS IN RSER-RSAS IS INCORRECT"
007334 104000	HLT	:RSAS=BAD GOOD=CORRECT ANS
007336 012767 000001 171650 1\$:	MOV #1,WORK	:SETUP FOR NO-OP CODE 1
007344 032767 000010 171614	BIT #BIT3,ONCEE	:TESTING CODE 21?
007352 001004	BNE 2\$	:YES
007354 012777 000001 171516	MOV #1,RSCS1	:SEND NO-OP CODE 1
007362 000406	BR 3\$	:CHECK FOR ERRORS
007364 012767 000021 171622 2\$:	MOV #21,WORK	:SETUP FOR CODE 21
007372 012777 000021 171500	MOV #21,RSCS1	:SENT NO-OP CODE 21
007400 017700 171510	MOV #RSER,BAD	:GET RSER REG
007404 012701 177017	MOV #177017,GOOD	:GET CORRECT ANS
007410 020100	CMP GOOD,BAD	:DID RSER CHANGE WITH NO-OP
007412 001411	BEQ 4\$	:NO
007414 104402 007420	TYPE ..+2	:ASCIZ <15><12>"RSER "
007430 004767 012024	JSR PC,CHG	
007434 104000	HLT	:RSER=BAD GOOD=CORRECT ANS
007436 017700 171454	MOV #RSAS,BAD	:GET RSAS
007442 116701 171516	MOVB UNCMP,GOOD	:GET CORRECT ANS
007446 020100	CMP GOOD,BAD	:IS RSAS CORRECT
007450 001411	BEQ 5\$	:YES
007452 104402 007456	TYPE ..+2	:ASCIZ <15><12>"RSAS "
007466 004767 011766	JSR PC,CHG	:TYPE ERROR
007472 104000	HLT	:RSAS=BAD GOOD=CORRECT ANS
007474 017700 171412	MOV #RSDS,BAD	:GET RSDS
007500 012701 150600	MOV #150600,GOOD	:GET CORRECT ANS
007504 020100	CMP GOOD,BAD	:DID RSDS CHANGE
007506 001411	BEQ 6\$	:NO
007510 104402 007514	TYPE ..+2	:ASCIZ <15><12>"RSDS "
007524 004767 011730	JSR PC,CHG	:TYPE ERROR
007530 104000	HLT	:RSDS=BAD GOOD=CORRECT ANS
007532 032767 000010 171426 6\$:	BIT #BIT3,ONCEE	:TESTING CODE 21
007540 001005	BNE 7\$	:YES, GET OUT
007542 052767 000010 171416	BIS #BIT3,ONCEE	:SET CODE 21 FLAG
007550 000167 177446	JMP MROPER	:TEST CODE 21
007554 042767 000010 171404 7\$.	BIC #BIT3,ONCEE	:DONE CLEAR FLAG AND CONT.

ZZ-CERSD-D PHD-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE 86  
 CERSD.P1I 23-JAN-78 13:36 \*ST42 BLOCK SEARCH TEST 1

\*\*\*\*\*  
 :TEST 42  
 :BLOCK SEARCH TEST 1  
 \*\*\*\*\*

007562 104400

\*ST42: SCOPE

:MODULE TESTED: M7759, M7754, M7771, M7770  
 :A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3  
 :(SECTOR 41 IF SECTOR INTERLEAVING IS ENABLED) THE  
 :POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT  
 :(DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE  
 :ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

007564	104414		MRSRCH: CLRDK		:CLEAR ALL REGISTERS
007566	052767	000040	BIS #BITS,ONCEE		SET CLOCK FLAG
007574	104416		MRDMRD		PUT DRIVE INTO MAINTENANCE MODE
007576	104420		MRCK		CHECK MR REG
007600	022701		227C1		TO EQUAL 22701
007602	104424		MRINT		INIT MR REG (CLEAR MRSP)
007604	104430		MRIND		CLOCK INDEX PULSE IN RSMR
007606	012777	000003	MOV #3,RSDSA		DO A SEARCH FOR SECTOR 3 OR +1
007614	022777	000002	CMP #2,RSSTD		INTERLEAVED?
007622	001403		BEQ 4\$		NO SECTOR 3
007624	012777	000041	MOV #41,RSDSA		YES SECTOR 41
007632	012777	000031	MOV #31,RSCS1		LOAD SEARCH COMMAND (M7759)
007640	104426		DSCK		CHECK RSDS
007642	030400		30400		TO EQUAL 30400
007644	104000		HLT		PIP SHOULD BE SET AND DRY SHOULD BE 0 FOR A DRIVE SEARCH CMD
007646	012767	021506	MOV #21506,REPT		STEP THROUGH 3 SECTORS
007654	104422		MRCLK		CLOCK MR
007656	104426		DSCK		RSDS SHOULD NOT
007660	030400		30400		CHANGE TILL CLOCKING IS COMPLETED
007662	104000		HLT		TO REACH SECTOR 3
007664	005367	171312	DEC REPT		KEEP CLOCKING TILL
007670	001371		BNE 1\$		SECTOR 3 HAS BEEN REACHED
;NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER					
007672	104422		MRCLK		CLOCK MR REG
007674	104426		DSCK		CHECK FOR "ATA" AND "DRY"
007676	110600		110600		TO BE SET IN RSDS FOR
007700	104000		HLT		SEARCH FUNCTION SHOULD BE COMPLETED
007702	022777	104230	CMP #104230,RSCS1		SET RSCS1
007710	001401		BEQ 2\$		SC IN RSCS1 SHOULD SET BECAUSE OF
007712	104140		HLT !DS!AS		COMPLETED SEARCH FUNCTION
007714	016777	171242	MOV UNITSV,RSAS		CLEAR ATA
007722	005777	171170	TST RSAS		DID ATA CLEAR BY WRITING INTO IT?
007726	001401		BEQ 3\$		YES
007730	104140		HLT !DS!AS		RSAS SHOULD=0
007732	022777	004230	CMP #4230,RSCS1		DID SC CLEAR BY CLEARING
007740	001401	171140	BEQ +4		"ATA" YES
007742	104140		HLT !DS!AS		;NO

PERF-TEST-MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 87  
 TST43 BLOCK SEARCH TEST 2

\*\*\*\*\*  
 TEST 43 BLOCK SEARCH TEST 2  
 \*\*\*\*\*

007744 104400

TST43: SCOPE

MODULE TESTED: M7759, M7754, M7771, M7770  
 THIS TEST INITIALIZES A BLOCK SEARCH FUNCTION FOR SECTOR 0. WHEN THE LPI IS  
 CURRENTLY AT THE DESIRED SECTOR. THE BLOCK SEARCH FUNCTION  
 SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION,  
 AND REACHES THE BEGINNING OF THE DESIRED SECTOR.

007746	104414		MRSRC:	CLRDK	CLEAR ALL REGISTERS
007750	052767	000040	BIS	#BITS,ONCEE	SET CLOCK FLAG
007756	104416		MRDMD		PUT DRIVE INTO MAINTENANCE MODE
007760	104420		MRCK		CHECK MR REG
007762	022701		22701		TO EQUAL 22701
007764	104424		MRINT		INIT MR REG /CLEAR MRSP
007766	104430		; ASSERT INDEX PULSE TO INITIALIZE THE DRIVE		
007770	104420		MRIND		
007772	022701		MRCK		CHECK MR REG TO EQUAL
007774	104000		22701		22701
			HLT		:
007776	012767	001000	; STEP THRU RESYNC PERIOD		
010004	052767	000040	MOV	#512,REP+	
010012	104422		BIS	#BITS,ONCEE	TYPE OUT CLOCK COUNT IF AN ERROR OCCURS
010014	104420		MRCLK		CLOCK MR REG
010016	072701		MRCK		CHECK FOR
010020	104000		72701		CORRECT DATA
010022	104422		HLT		MR = BAD GOOD = CORRECT DATA
010024	104420		MRCLK		CLOCK MR REG
010026	022701		MRCK		CHECK FOR
010030	104000		22701		CORRECT DATA
010032	005367	171144	HLT		ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
010036	001365		DEC	REPT	FINISH LOOPING
			BNE	MRRT1	THROUGH RESYNC PERIOD
			; ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE SP = 0		
010040	104422		MRCLK		CLOCK MR REG
010042	104420		MRCK		MR SHOULD
010044	072301		72301		EQUALS 72301
010046	104000		HLT		MR=BAD GOOD=CORRECT ANS
010050	104422		MRCLK		CLOCK MR REG
010052	104420		MRCK		CHECK MR
010054	022301		22301		TO EQUAL 22301
010056	104000		HLT		MR=BAD GOOD=CORRECT ANS
010060	012767	000100	MOV	#100.REPT	STEP INTO SECTOR 0
010066	104422		MRCLK		CLOCK MR REG
010070	005367	171106	2\$:	DEC	DO 100 TIMES
010074	001374		BNE	2\$	DONE YET? NO BR
010076	012777	000031	MOV	#31,JRSC51	LOAD SEARCH COMMAND (M7759) FOR SECTOR 0
010104	104426		DSCK		CHECK RSDS
010106	030400		30400		TO EQUAL 30400
010110	104000		HLT		PIP SHOULD BE SET AND DRY SHOULD
					BE 0 FOR A DRIVE SEARCH CMD
010112	012767	021506	MOV	#21506,REPT	STEP 3 SECTORS BEYOND SECTOR 0

22-CERSD-D RH70-R504 MAINTENANCE MODE DIAGNOSTIC MAC:11 30A(1052) 23-JAN-78 13:38 PAGE 88  
CERSD.D.PII 23-JAN-78 13:36 T5T43 BLOCK SEARCH TEST 2

010120 104422	1\$:	MRCLK	CLOCK MR
010122 104426		DSCK	:RSDS SHOULD NOT
010124 030400		30400	:CHANGE TILL CLOCKING IS COMPLETED
010126 104000		HLT	:TO REACH SECTOR 3
010130 005367	171046	DEC REPT	:KEEP CLOCKING TILL
010134 001371		BNE 1\$	:SECTOR 3 HAS BEEN REACHED
	.ASSERT	INDEX PULSE TO SIMULATE	:THE BEGINNING OF THE NEXT REVOLUTION
010136 104430		MRIND	
010140 104420		MRCK	:CHECK MR REG TO EQUAL
010142 022701		22701	:22701
010144 104000		HLT	

:STEP THRU RESYNC PERIOD

010146 012767	001000 171026	MOV #512, REPT	
010154 052767	000040 171004	BIS #BITS,ONCE	:TYPE OUT CLOCK COUNT IF AN ERROR OCCURS
J10162 104422		MRWR1: MRCLK	:CLOCK MR REG
010164 104420		MRCK	:CHECK FOR
010166 072701		72701	:CORRECT DATA
010170 104000		HLT	:MR = BAD GOOD = CORRECT DATA
010172 104422		MRCLK	:CLOCK MR REG
010174 104420		MRCK	:CHECK FOR
010176 022701		22701	:CORRECT DATA
010200 104000		HLT	:ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
010202 005367	170774	DEC REPT	:FINISH LOOPING
010236 001365		BNE MRWR1	:THROUGH RESYNC PERIOD

:ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE  
:SP=0 EQUALS SECTOR PULSE

010210 104422		MRCLK	:CLOCK MR REG
010212 104420		MRCK	:MR SHOULD
010214 072301		72301	:EQUAL 72301
010216 104000		HLT	:MR=BAD GOOD=CORRECT ANS
010220 104422		MRCLK	:CLOCK MR REG
010222 104420		MRCK	:CHECK MR
010224 022301		22301	:TO EQUAL 22301
010226 104000		HLT	:MR=BAD GOOD=CORRECT ANS

:NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER

010230 104422		MRCLK	:CLOCK MR REG
010232 104426		DSCK	:CHECK FOR "ATA" AND "DRY"
010234 110600		110600	:TO BE SET IN RSDS FOR
010236 104000		HLT	:SEARCH FUNCTION SHOULD BE COMPLETED
010240 022777	104230 170632	CMP #104230, JRSCS1	:SET JRSCS1
010246 001401		BEQ 2\$	:SC IN JRSCS1 SHOULD SET BECAUSE OF
010250 104140		HLT !DS!AS	:COMPLETED SEARCH FUNCTION
010252 016777	170704 170636	MOV UNITSV, JRSSAS	:CLEAR ATA
010260 005777	170632	TST JRSSAS	:DID ATA CLEAR BY WRITING INTO IT?
010264 001401		BEQ 3\$	:YES
010266 104140		HLT !DS!AS	:RSSAS SHOULD=0
010270 022777	004230 170602	CMP #4230, JRSCS1	:DID SC CLEAR BY CLEARING
010276 001401		BEQ +4	;"ATA" YES
010300 104140		HLT !DS!AS ;NO	

ZZ-CERSD-D  
CERSD.D.P11 RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 89  
23-JAN-78 13:36 TST44 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)

DEG 0049

\*\*\*\*\*  
TEST 44  
DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)  
\*\*\*\*\*

010302 104400

TST44: SCOPE

:MODULE TESTED M7759, M7755, M7770  
:RMR ERROR IS CAUSED BY WRITTING INTO RSCS1 WHILE DOING A BLOCK SEARCH FUNCTION  
:CHECK RMR DECODER, E12, M7755, IF THIS TEST FAILS

010304	104414		RMRC1:	CLRDK		:CLEAR ALL DRIVE REGISTERS
010306	042767	000040		BIC	#BITS,ONCEE	CLEAR CLK CNT FLAG
010314	104416			MRDMOD		PUT DRIVE INTO MAINT MODE
010316	104420			MRCK		CHECK MR REG TO
010320	022701			22701		EQUAL 22701
010322	104424			MRINT		INIT MAINT MODE (CLEAR MRSP)
010324	012777	000001		MOV	#1, JRSDA	LOAD RSDA
010332	012777	000031		MOV	#31, JRSCS1	LOAD BLOCK SEARCH FUNCTION
010340	104426			DSCK		CHECK RSDS
010342	030400			30400		TO EQUAL 30400
010344	104000			HLT		DRY IN RSDS SHOULD BE
						CLEARED FOR DRIVE WAS
						ISSURED A BLOCK SEARCH FUNCTION
						RSDS=BAD GOOD=CORRECT ANS
010346	012777	000011	170524	MOV	#11, JRSCS1	LOAD A CLEAR FUNCTION
						THIS SHOULD CAUSE AN RMR
						ERROR FOR DRIVE WAS BUSY
						WHEN CLEAR COMMAND WAS GIVEN
010354	017700	170534		MOV	0RSER,BAD	GET RSER REG
010360	012701	000004		MOV	#4,GOOD	GET CORRECT ANS
010364	020100			CMP	GOOD,BAD	DIO RMR SET IN RSER?
010366	001410			BEQ	1\$	YES
010370	104402	021531		TYPE	,TRMR	
010374	104402	010400		TYPE	,+2	:ASCIZ "RSCS1"
010406	104000			HLT		RSER=BAD GOOD=CORRECT ANS
010410	104426			DSCK		CHECK RSDS TO
010412	150600			150600		EQUAL 150600
010414	104000			HLT		RSDS=BAD GOOD=CORRECT ANS
010416	022777	104230	170454	CMP	#104230, JRSCS1	DID CORRECT BITS SET IN RSCS1
010424	001401			BEQ	2\$	YES
010426	104040			HLT	!DS	RSCS1 SHOULD=104230
						RSDS SHOULD=150600
						RSER SHOULD=4
010430	022777	000001	170452	CMP	#1, JRSDA	DID CLR CLEAR RSDA
010436	001401			BEQ	4\$	NO
010440	104004			HLT	!DA	RSDA SHOULD=1
010442	104414			CLRDK		CLEAR ALL REGISTERS
010444	005777	170444		TST	0RSER	RSER SHOULD CLEAR
010450	001401			BEQ	3\$	RSER OK
010452	104040			HLT	!DS	RSER SHOULD=0 FOR THE
						CLEAR BIT WAS LOADED IN RSCS2
010454	022777	004200	170416	CMP	#4200, JRSCS1	RSCS1 SHOULD=4200 FOR THE
010462	001401			BEQ	+4	CLEAR BIT WAS LOADED IN RSCS2
010464	104040			HLT	!DS	RSCS1 SHOULD=4200

22-CERSO-C  
CERSO.FII RHT0-R504 MAINTENANCE MODE DIAGNOSTIC MACY A 30A(1052) 23-JAN-78 13:38 PAGE 90  
23-JAN-78 13:36 \*ST45 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSDA)

SEG 0050

\*\*\*\*\*  
TEST 45 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSDA)  
\*\*\*\*\*  
\*ST45: SCOPE

010466 104400

:MODULE TESTED M7755 M7759 M7770  
:RMR ERROR IS CAUSED BY WRITTING INTO RSDA WHILE DOING A BLOCK SEARCH FUNCTION

010470	104414		RMRC2:	CLRDK		CLEAR ALL DRIVE REGISTERS
010472	104416			MRDMD		PUT DRIVE INTO MAINT MODE
010474	104420			MRCK		CHECK MR REG TO
010476	022701			22701		EQUAL 22701
010500	104424			MRINT		INIT MAINT MODE (CLEAR MRSP)
010502	012777	000001	170400	MOV	#1, JRSDA	LOAD RSDA
010510	012777	000031	170362	MOV	#31, JRSCS1	LCDAD BLOCK SEARCH FUNCTION
010516	104426			DSCK		CHECK RSDS
010520	030400			30400		TO EQUAL 30400
010522	104000			HLT		DRY IN RSDS SHOULD BE
						CLEARED FOR DRIVE WAS
						ISSURED A BLOCK SEARCH FUNCTION
						RSDS=BAD GOOD=CORRECT ANS
010524	005077	170360		CLR	JRSDA	MODIFY RSDA
						THIS SHOULD CAUSE AN RMR
						ERROR FOR DRIVE WAS BUSY
						WHEN COMMAND WAS GIVEN
010530	017700	170360		MOV	JRSER, BAD	GET RSER REG
010534	012701	000004		MOV	#4, GOOD	GET CORRECT ANS
010540	020100			CMP	GOOD, BAD	DID RMR SET IN RSER?
010542	001410			BEQ	1\$	YES
010544	104402	021531		TYPE	, TRMR	ASCIZ "RSDA"
010550	104402	010554		TYPE	, +2	RSER=BAD GOOD=CORRECT ANS
010562	104000			HLT		CHECK RSDS TO
010564	104426			DSCK		EQUAL 150600
010566	150600			150600		RSDS=BAD GOOD=CORRECT ANS
010570	104000			HLT		DID CORRECT BITS SET IN RSOS1
010572	022777	104230	170300	CMP	#104230, JRSCS1	YES
010600	001401			BEQ	2\$	RSCS1 SHOULD=104230
010602	104040			HLT	!DS	RSOS SHOULD=50400
						RSER SHOULD=4
010604	022777	000001	170276	2\$:	CMP	DID CLR CLEAR RSDA
010612	001401			BEQ	4\$	NO
010614	104004			HLT	!DA	RSDA SHOULD=1
010616	104414			CLRDK		CLEAR ALL REGISTERS
010620	005777	170270		TST	JRSER	RSER SHOULD CLEAR
010624	001401			BEQ	3\$	RSER OK
010626	104040			HLT	!DS	RSER SHOULD=0 FOR THE
						CLEAR BIT WAS LOADED IN RSOS2
010630	022777	004200	170242	3\$:	CMP	RSCS1 SHOULD=4200 FOR THE
010636	001401			BEQ	+4	CLEAR BIT WAS LOADED IN RSOS2
010640	104040			HLT	!DS	RSCS1 SHOULD=4200

## M04

ZZ-CERSD-D  
CERSDD.F11      RH70-R504 MAINTENANCE MODE DIAGNOSTIC      MACYII 30A(1052) 23-JAN-78 13:38 PAGE 91  
23-JAN-78 13:36      TST46 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)

TEST DSE.

\*\*\*\*\*  
TEST 46      DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (PSEP)  
\*\*\*\*\*  
TST46: SCOPE

010642 104400

MODULE TESTED M7759, M7755, M7770  
RMR ERROR IS CAUSED BY WRITING INTO RSER WHILE DOING A BLOCK SEARCH FUNCTION  
CHECK RMR DECODER, E12-M7755, IF THIS TEST FAILS.

010644	104414			RMRC3:	CLRDK	#BITS,ONCEE	CLEAR ALL DRIVE REGISTERS
010646	042767	000040	170312		BIC		CLEAR CLOCK COUNT FLAG
010654	104416				MRDMD		PUT DRIVE INTO MAINT MODE
010656	104420				MRCK		CHECK MR REG TO
010660	022701				22701		EQUAL 22701
010662	104424				MRINT		INIT MAINT MODE (CLEAR MRSP)
010664	012777	000001	170216		MOV	#1, JRSDA	LOAD RSDA
010672	012777	000031	170200		MOV	#31, JRSCSI	LOAD BLOCK SEARCH FUNCTION
010700	104426				DSCK		CHECK RSOS
010702	030400				30400		TO EQUAL 30400
010704	104000				HLT		DRY IN RSOS SHOULD BE
							CLEARED FOR DRIVE WAS
							ISSURED A BLOCK SEARCH FUNCTION
							RSOS=BAD GOOD=CORRECT ANS
010706	012777	177777	170200		MOV	#-1, RSER	MODIFY RSER
							THIS SHOULD CAUSE AN RMR
							ERROR FOR DRIVE WAS BUSY
							WHEN COMMAND WAS GIVEN
010714	017700	170174			MOV	JRSER, BAD	GET RSER REG
010720	012701	000004			MOV	#4, GOOD	GET CORRECT ANS
010724	020100				CMP	GOOD, BAD	DID RMR SET IN RSER?
010726	001410				BEQ	15	YES
010730	104402	021531			TYPE	.TRMR	ASCIZ "RSER"
010734	104402	010740			TYPE	.+2	RSER=BAD GOOD=CORRECT ANS
010746	104000				HLT		CHECK RSOS TO
010750	104426				DSCK		EQUAL 150600
010752	150600				150600		RSOS=BAD GOOD=CORRECT ANS
010754	104000				HLT		DID CORRECT BITS SET IN RSCS1
010756	022777	104230	170114		CMP	#104230, JRSCSI	YES
010764	001401				BEQ	45	RSCS1 SHOULD=104230
010766	104040				HLT	!DS	RSOS SHOULD=150600
							RSER SHOULD=4
010770	104414				CLRDK		CLEAR ALL REGISTERS
010772	005777	170116			TST	JRSER	RSER SHOULD CLEAR
010776	001401				BEQ	35	RSER OK
011000	104040				HLT	!DS	RSER SHOULD=0 FOR THE
011002	022777	004200	170070	3\$:	CMP	#4200, JRSCSI	CLEAR BIT WAS LOADED IN RSCS2
011010	001401				BEQ	+4	RSCS1 SHOULD=4200 FOR THE
011012	104040				HLT	!DS	CLEAR BIT WAS LOADED IN RSCS2
							RSCS1 SHOULD=4200

## NO4

22-CERSD-C RH70-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 92  
 CERSD0 PII 23-JAN-78 13:36 TST47 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSAS)

SEQ 0052

\*\*\*\*\*  
 TEST 47 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSAS)  
 \*\*\*\*\*

011014 104400

TST47: SCOPE  
 MODULE TESTED: M7759, M7755, M7770  
 RMR ERROR SHOULD NOT SET BY WRITTING INTO RSAS WHILE DOING A BLOCK SEARCH FUNCTION  
 IF TEST FAILS, CHECK RMR DECODER E12-M7755.

011016	104414		RMRC4:	CLRDOK		:CLEAR ALL DRIVE REGISTERS
011020	104416			MRDMO		:PUT DRIVE INTO MAINT MODE
011022	104420			MRCK		:CHECK MR REG TO
011024	022701			22701		:EQUAL 22701
011026	104424			MRINT		:INIT MAINT MODE (CLEAR MRSP)
011030	012777	000001	170052	MOV	#1, @RSDA	:LOAD RSDA
011036	012777	000031	170034	MOV	#31, @RSCS1	:LOAD BLOCK SEARCH FUNCTION
011044	104426			DSCK		:CHECK RSDS
011046	030400			30400		:TO EQUAL 30400
011050	104000			HLT		:DRY IN RSDS SHOULD BE
						:CLEARED FOR DRIVE WAS
						:ISSURED A BLOCK SEARCH FUNCTION
						:RSDS=BAD GOOD=CORRECT ANS
011052	005077	170040		CLR	@RSAS	:WRITE INTO ATTENTION SUMMARY REGISTRFR.
						:SHOULD BE NO RMR ERROR BECAUSE
						:WRITING RSAS IS ALLOWED ANYTIME.
011056	017700	170032		MOV	@RSER, BAD	:GET RSER REG
011062	012701	000000		MOV	#0, GOOD	:GET CORRECT ANS
011066	020100			CMP	GOOD, BAD	:DID RMR SET IN RSER?
011070	001435			BEQ	1\$	:NO
011072	104402	011076		TYPE	, .+2	:ASCIZ <15><12>"RMR ERROR SHOULD NOT SET WHILE WRITING
011162	104000			HLT		:RSER=BAD GOOD=CORRECT ANS
011164	104426			DSCK		:CHECK RSDS TO
011166	030400			30400		:EQUAL 30400
011170	104000			HLT		:RSDS=BAD GOOD=CORRECT ANS
011172	022777	004231	167700	CMP	#4231, @RSCS1	:DID CORRECT BITS SET IN RSCS1
011200	001401			BEQ	4\$	:YES
011202	104040			HLT	!DS	:RSCS1 SHOULD=4231
						:RSDS SHOULD=30400
						:RSER SHOULD=0
011204	104414		4\$:	CLRDK		:CLEAR ALL REGISTERS
011206	005777	167702		TST	@RSER	:RSER SHOULD CLEAR
011212	001401			BEQ	3\$	:RSER OK
011214	104040			HLT	!DS	:RSER SHOULD=0 FOR THE
011216	022777	004200	167654	CMP	#4200, @RSCS1	:CLEAR BIT WAS LOADED IN RSCS2
011224	001401			BEQ	+4	:RSCS1 SHOULD=4200 FOR THE
011226	104040			HLT	!DS	:CLEAR BIT WAS LOADED IN RSCS2
						:RSCS1 SHOULD=4200

RHTC RSC4 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13.38 PAGE 93  
23-JAN-78 13:36 \*ST50 DRIVE SELECT TEST

```
*****  
TEST 50      DRIVE SELECT TEST  
*****  
*ST50: SCOPE
```

11230 104400

MODULE TESTED: M7755  
THE PROGRAM LOADS W DRIVE REGISTER OF THE DRIVE UNDER TEST TO ALL ONES.  
THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS  
REGISTER WITH ALL ZEROS. THIS SHOULD CAUSE "NED" TO  
SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS  
ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.  
CHECK UNIT NO. COMPARATOR, E19-M7755 IF TEST FAILS

011232	104414		MRDSEL: CLRDK	CLEAR ALL REGISTERS
011234	104416		MRDMD	PUT DRIVE INTO MAINT MODE
011236	104420		MRCK	CHECK MAINT REG
011240	022701		22701	TO EQUAL 22701
011242	104424		MRINT	INITIALIZE MAINT MODE (CLEAR MRSP BY SENDING 2 CLOCK PULSES)
011244	012777	177777	167636	LOAD DISK ADDR REG OF DRIVE UNDER TEST
011252	012767	000401	167734	; SEARCH FOR NON EXISTENT DRIVES
011260	005001			MOV #401, WORK
011262	010177	167614		CLR GOOD
011266	005777	167622		MOV GOOD, JRSCS2
011272	032777	010000	167602	TST JRSE1
011300	001005			BIT #BIT12, JRSCS2
011302	005201			BNE 2S
011304	006167	167704		INC GOOD
011310	103460			ROL WORK
011312	000763			BCS NEDDON
011314	012777	004000	167556	BR 1S
011322	010167	167672		MOV #4000, JRSCS1
011326	010177	167550		MOV GOOD, WORK1
011332	005077	167552		MOV GOOD, JRSCS2
				CLR JRSDA
011336	017700	167540		MOV JRSCS2, BAD
011342	052701	010100		BIS #10100, GOOD
011346	020100			CMP GOOD, BAD
011350	001401			BEQ .+4
011352	104000			HLT
011354	022777	160200	167516	CMP #160200, JRSCS1
011362	001401			BEQ .+4
011364	104004			HLT !DA

IS THIS A NED?  
CHECK  
YES  
UPDATE UNIT NUMBER  
KEEP LOOKING FOR NED  
COULD NOT FIND ANY NON EXISTENT DRIVES  
LOOK FOR NED  
CLEAR NED  
SAVE NED NUMBER  
LOAD UNIT # OF NED INTO RSCS2  
WRITE INTO A NON EXISTENT DRIVE REG  
THIS SHOULD CAUSE NED TO  
SET IN RSCS2  
GET RSCS2  
PUT CORRECT ANS IN GOOD  
BY SETTING NED AND IR  
IS RSCS2 CORRECT?  
YES  
RSCS2=BAD GOOD=CORRECT ANS  
IS CS1 CORRECT  
YES  
TRE SHOULD BE SET IN CS1 BECAUSE  
OF NED ERROR IN RSCS2  
RSCS1 SHOULD=160200

22-CERSD-C RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE 34  
CERSDC.F11 23-JAN-78 13:36 \*ST50 DRIVE SELECT TEST

011366	005777	167524		TST	R\$AS	DID ANY ATTENTION BIT~ SET~
011372	001401			BEQ	+4	NO
011374	104100			HLT	:AS	NO ATTENTION BITS SHOULD BE SET
011376	112777	000100	167530	MOV	*100, R\$CS51B	CLEAR TRE
011404	032777	010000	167470	BIT	*NEO, R\$CS52	DID NED CLEAR
011412	001401			BEQ	+4	YES
011414	104040			HLT	:DS	NED DID NOT CLEAR IN R\$CS52
011416	016777	167536	167456	MOV	UNNUM, R\$CS52	BY CLEARING TRE BIT IN R\$CS52
011424	022777	177777	167456	CMP	*-1, R\$DA	LOAD CORRECT UNIT NUMBER
						DID R\$DA GET MODIFIED
						WHILE WRITING INTO A NON
						EXISTENT DRIVE?
011432	001443			BEQ	NNDD	NO
011434	104004			HLT	:DA	R\$DA SHOULD= -1
011436	016700	167556		MOV	WORK1, BAD	IT GOT MODIFIED WHILE WRITING
011442	016701	167512		MOV	JNUM, GOOD	INTO A NED
011446	104000			HLT	NNDD	GOOD=DRIVE UNDER TEST
011450	000434			BR	NNDD	BAD=NON EXISTENT DRIVE THAT WAS
011452	032767	010000	167506	NEDDON:	BIT	IN R\$CS52 WHEN R\$DA GOT MODIFIED
011460	001030			BNE	*BIT12,ONCEE	WAS THIS TYPED BEFORE?
011462	104402	011466		TYPE	NNDD	YES
011534	052767	010000	167424	BIS	+2	ASCIZ <15><12>"COULD NOT FIND A NON-EXISTENT DRIVE"
C11542			NNDD:			SET TYPED MESSAGE FLAG

## DOS

22-CERSO-C  
22-CERSO-C  
RHO-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE 95  
23-JAN-78 13:36 \*STS1 MAINTENANCE MODE WRITE TEST

TEC 0055

011542 104400

```
*****  
TEST S1 MAINTENANCE MODE WRITE TEST  
*****  
*STS1: SCOPE
```

:MODULE TESTED: M7771, M7753, M7751  
:THIS IS AN R504 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR  
:WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA  
:TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES  
:IS CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT  
:THE END OF THE SECTOR. INDEX PULSES, RESYNC, TIMING  
:PREAMBLE, AND SECTOR PULSES ARE ALSO CHECKED.

011544	012767	000002	167372	MRWRT:	MOV #2,FLAG2	SET TEST FLAG
011552	104414				CLRDK	CLEAR DRIVE REGISTERS
011554	092767	000040	167404		BIS #BITS,ONCEE	SET TYPE CLOCK COUNT FLG
011562	042767	000600	167376		BIC #600,ONCEE	CLEAR FLAG BITS
011570	104430				MRIND	SEND INDEX PULSE TO MR REG
011572	104420				MRCK	CHECK MR REG
011574	022701				22701	TO EQUAL 22701
011576	104424				MRINT	INIT MAINT MODE (CLEAR MRSP, BY SENDING 2 CLOCK PULSES)

:FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR)  
:DATA BUFFER WORDS ARE :A WORD OF ALL 0'S  
: :A WORD OF ALL 1'S  
: :FLOATING 1'S PATTERN (16 WORDS)  
: :A PATTERN OF 146314 (110 WORDS)

011600	012702	026716		MOV #INBUF,R2	GET LOCATION OF OUTBUF
011604	005022			CLR (R2)+	CLEAR 1ST LOCATION
011606	012722	177777		MOV #-1,(R2)+	2ND WORD OF ALL ONES
011612	005003			CLR R3	CLEAR WORK LOC TO GENERATE
011614	000261			SEC	A PATTERN OF FLOATING ONES
011616	006103			15: ROL R3	GET PATTERN
011620	103402			BCS 2\$	DONE GET OUT
011622	010322			MOV R3,(R2)+	FILL BUFFER
011624	000774			BR 15	CONT
011626	012703	000156		MOV #110.,R3	FILL REMAINING PORTION OF
011632	012704	146314		3\$: MOV #146314,R4	BUFFER WITH A PATTERN OF 146314.
011636	010422			MOV R4,(R2)+	LOAD BUFFER
011640	005303			DEC R3	DONE YET?
011642	001375			BNE 3\$	NO

011644	012777	026716	167234	;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR) TO SECTOR 0	
011652	012777	177600	167224	MOV #INBUF,DRSBA	LOAD BUS ADDR REG
011660	012777	000061	167212	MOV #177600,DRSWC	LOAD WORD COUNT REG
011666	104446			MOV #61,DRSCS1	LOAD WRITE COMMAND
				GETSP	CLOCK ROUTINE TO GET SECTOR PULSE TO CLEAR OUT COUNTERS AND REGISTERS THAT OTHERWISE COULD NOT BE CLEARED. COULD NOT SET SECTOR PULSE ('0') CLOCK MR 2 TIMES SP = 1
011670	104220			HLT	
011672	104450			SPASS	!MR

## EOS

22-CERSEC-D PHD-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE 36  
 CERSEC F.I. 23-JAN-78 13:36 TST51 MAINTENANCE MODE WRITE TEST

;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

011674	104430	MRIND	
011676	104420	MRCK	:CHECK MR REG TO EQUAL
011700	020501	20501	:20501 FOR A
011702	104000	HLT	:WRITE COMD HAS BEEN ISSUED

;STEP THRU RESYNC PERIOD

011704	012767	001000	167270	MOV #512.,REPT	
011712	052767	000040	167246	BIS #BITS,ONCEE	:TYPE OUT CLOCK COUNT IF ERROR OCCURS
011720	104422			MRWRT1: MRCLK	CLOCK MR REG
011722	104420			MRCK	CHECK FOR
011724	070501			70501	CORRECT DATA
011726	104000			HLT	MR = BAD GOOD = CORRECT DATA
011730	104422			MRCLK	CLOCK MR REG
011732	104420			MRCK	CHECK FOR
011734	020501			20501	CORRECT DATA
011736	104000			HLT	ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
011740	005367		167236	DEC REPT	:FINISH LOOPING
011744	001365			BNE MRWRT1	:THROUGH RESYNC PERIOD

;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE  
 ;SP=0 EQUALS SECTOR PULSE

011746	104422			MRCLK	CLOCK MR REG
011750	104420			MRCK	MR SHOULD
011752	070101			70101	EQUAL 70101
011754	104000			HLT	MR=BAD GOOD=CORRECT ANS
011756	104422			MRCLK	CLOCK MR REG
011760	104420			MRCK	CHECK MR
011762	020101			20101	TO EQUAL 20101
011764	104000			HLT	MR=BAD GOOD=CORRECT ANS

;PERFORM 63 DOUBLE MAINT CLOCK OPERATIONS--WRITING PREAMBLE

011766	012767	000077	167206	MOV #63.,REPT	
011774	104422			MRWRT2: MRCLK	:CLOCK MR REG
011776	104420			MRCK	:CHECK MR REG
012000	071501			71501	:TO EQUAL 71501
012002	104000			HLT	MR=BAD GOOD=CORRECT ANS
012004	104422			MRCLK	CLOCK MR REG
012006	104420			MRCK	CHECK MR REG
012010	021501			21501	:TO EQUAL 21501
012012	104000			HLT	MR=BAD GOOD=CORRECT ANS
012014	005367		167162	DEC REPT	:DONE YET
012020	001365			BNE MRWRT2	:NO LOOP

RHT0-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 37  
 ER504.E.1 23-JAN-78 13:36 TST51 MAINTENANCE MODE WRITE TEST

:DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN

C12022	104422		MRCLK	:CLOCK MR REG
012024	104420		MRCK	:CHECK MR REG
012026	171501		171501	:TO EQUAL 171501
012030	104000		HLT	:MR REG=BAD GOOD=CORRECT AND
012032	104422		MRCLK	:CLOCK MR REG
012034	104420		MRCK	:MR REG SHOULD
012036	025501		25501	:EQUAL 25501
012040	104000		HLT	:MR REG=BAD GOOD=CORRECT AND
012042	104422		MRCLK	
012044	104420		MRCK	
012046	175501		175501	
012050	104000		HLT	

:PERFORM NEXT STEP 3 TIMES TO FINISH WRITTING PREAMBLE

012052	012767	000003	167122	MOV #3,REPT	
012060	104422		MRWRT3:	MRCLK	:CLOCK MR REG
012062	104420			MRCK	:CHECK MR REG
012064	025501			25501	:TO EQUAL 25501
012066	104000			HLT	:MR=BAD GOOD=CORRECT AND
012070	104422			MRCLK	:CLOCK MR REG
012072	104420			MRCK	:CHECK MR REG
012074	175501			175501	:TO EQUAL 175501
012076	104000			HLT	:MR REG=BAD GOOD=CORRECT AND
012100	005367	167076		DEC REPT	:DONE YES?
012104	001365			BNE MRWRT3	:NO LOOP BACK

:MOVE DATA WORD INTO R504 SHIFT REGISTER (M7753)

012106	104422		MRCLK	:CLOCK MR REG
012110	104420		MRCK	:CHECK MR REG
012112	027501		27501	:TO EQUAL 27501
012114	104000		HLT	:MR=BAD GOOD=CORRECT AND
012116	104422		MRCLK	:CLOCK MR REG
012120	104420		MRCK	:MR REG SHOULD
012122	123501		123501	:EQUAL 123501
012124	104000		HLT	:MR=BAD GOOD=CORRECT AND

:ENCODE SYNC 1 (M7751)

012126	104422		MRCLK	:CLOCK MR REG
012130	104420		MRCK	:MR REG SHOULD NOW
012132	073501		73501	:EQUAL 73501
012134	104000		HLT	:MR=BAD GOOD=CORRECT AND
012136	012705	026716	MOV #INBUF,RS	:GET STARTING ADDR FOR DATA BUFFER
012142	011504		MOV (RS),R4	:GET DATA

## G05

22-CERSOC-E RH70-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 3P  
CERSOC E: 23-JAN-78 13:36 TST51 MAINTENANCE MODE WRITE TEST

EE 3555

012144	012767	002167	167042	MOV	#1143.,WORK	DOING A 1 SECTOR TRANSFER 127 WORDS 18 BITS PER WORD CLOCK LOOPS TAKE CARE OF 2 BITS AT A TIME 127 TIMES 9 EQUALS 1143 LOOPS TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY)
012152	042767	000200	167006	BIC	#BIT7.ONCEE	CLEAR LAST WORD FLAG
012160	052767	000100	167000	BIS	#BIT 6,ONCEE	SET 1ST TRANSFER WORD FLAG
012166	104432			XBIT		GET 2 BITS OF DATA
012170	104434			CLKD1		SEND FIRST CLOCK PULSE AND CALCULATE MR REG
012172	104000			HLT		FOR CORRECT DATA (MWDT+MWDB)
012174	104436			CLKD2		MR REG NOT CORRECT
012176	104000			HLT		SEND 2ND CLOCK PULSE TO COMPLETE TRANSFER OF 2 BITS
012200	032767	000200	166760	BIT	#BIT7.ONCEE	CALCULATE CORRECT ANS FOR
012206	001015			BNE	2S	MR REG (MWDT+MWDB)
012210	032767	000400	166750	BIT	#BIT8.ONCEE	MR=BAD GOOD=CORRECT ANS
012216	001040			BNE	3S	ON LAST WORD YET?
012220	005367	166770		DEC	WORK	YES
012224	001360			BNE	1S	ON CRC WORD YET?
012226	052767	000200	166732	BIS	#BIT7.ONCEE	YES
012234	012767	000012	166752	MOV	#10.,WORK	DONE WITH 127 WORDS
012242	005367	166746		DEC	WORK	NO
012246	001347			BNE	1S	
012250	052767	000400	166710	BIS	#BIT8.ONCEE	SET LAST WORD FLAG
012256	042767	000200	166702	BIC	#BIT7.ONCEE	SET UP TO TRANSFER LAST WORD
012264	004767	011262		JSR	PC,GENCRC	DONE YET?
012270	012702	026716		MOV	#INBUF,R2	NO
012274	062702	000400		ADD	#400,R2	OF DATA BUFFER
012300	016712	166710		MOV	WORK,WR2	LOAD CRC WORD
012304	010205			MOV	R2,RS	RESET POINTER FOR
012306	162705	000002		SUB	#2,RS	RS FOR CRC WD
012312	012767	000012	166674	MOV	#10.,WORK	SETUP TO XFER CRC
012320	005367	166670		DEC	WORK	DONE YET
012324	001320			BNE	1S	NO

PHOTO R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 39  
 REFERENCE 23 JAN-78 3.36 \*STS1 MAINTENANCE MODE WRITE TEST

:EBL SHOULD NOW ASSERT

C12326	104422	MRCLK	CLOCK MR REG TO STOP THROUGH THE R504 DISK SECTOR DEAD BAND AREA
C12330	10442C	MRCK	CHECK MR REG
C12332	153501	153501	TO EQUAL 103501
C12334	104000	HLT	MR REG=BAD GOOD=CORRECT ANSWER

:LOOP 6 TIMES

C12336	012767	00000E	166636	MOV #6.REPT	CLOCK MR REG
C12344	104422			4S: MRCLK	CHECK MR REG
C12346	104420			MRCK	TO EQUAL 53501
C12350	003501			3501	MR=BAD GOOD=CORRECT ANSWER
C12352	104000			HLT	CLOCK MR REG
C12354	104422			MRCLK	CHECK MR REG
C12356	104420			MRCK	TO EQUAL 153501
C12360	153501			153501	MR=BAD GOOD=CORRECT ANSWER
C12362	104000			HLT	DONE LOOPING YET
C12364	00536?		166612	DEC REPT	NO
C12370	001365			BNE 4S	

:FINISH UP

C12372	104422	MRCLK	CLOCK MR REG
C12374	104420	MRCK	CHECK MR REG
C12376	003501	3501	TO EQUAL 3501
C12400	104000	HLT	MR REG=BAD GOOD=CORRECT ANSWER
C12402	104422	MRCLK	CLOCK MR REG
C12404	104420	MRCK	CHECK MR REG
C12406	151501	151501	TO EQUAL 151501
C12410	104000	HLT	MR=BAD GOOD=CORRECT ANSWER

:TRANSFER SHOULD NOW BE COMPLETE

C12412	104422	MRCLK	CLOCK MR REG
C12414	104420	MRCK	CHECK MR REG
C12416	002701	2701	TO EQUAL 2701
C12420	104000	HLT	MR=BAD GOOD=CORRECT ANSWER

:NOW TEST CONTROLLER

C12422	005777	166452	TST #RS051	ANY ERRORS?
C12426	100001		BPL 5S	NO
C12430	104014		HLT !DA!WC	YES
C12432	005777	166446	5S: TST #RSWC	DID WC GO TO 0
C12436	001401		BEQ +4	YES
C12440	104010		HLT !WC	WC SHOULD BE = TO 0
C12442	022777	000001	166440 CMP #1, #RS0A	DOES RS0A=1
C12450	001401		BEQ +4	YES
C12452	104004		HLT !DA	RS0A SHOULD=1
C12454	032767	000002	166482 BIT #BIT1,FLAG2	IN MAINT VERIFY TEST
C12462	001002		BNE +6	NO
C12464	000137	021014	JMP #MRVR2	YES. GO TO VERIFY TEST

## I05

22-CERSD-C R470-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 105  
CERSD0.FII 23-JAN-78 13:36 TST52 MAINTENANCE READ TEST

\*\*\*\*\*  
TEST 52 MAINTENANCE READ TEST  
\*\*\*\*\*  
TST52: SCOPE

012470 104400  
: MODULE TESTED: M7771, M7753, M7751  
: THIS IS AN R504 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR  
: READ TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE  
: DISK DECODING LOGIC TO CORE MEMORY. (THE PHASE LOCK LOOP IS  
: NOT TESTED IN MAINTENANCE MODE.)

012472 104414	MRD0:	CLRD0K	CLEAR DRIVE REGISTERS
012474 052767		BIS #BITS,ONCEE	SET TYPE CLOCK COUNT FLAG
012502 042767	000040	BIC #147716,ONCEE	CLEAR ALL OTHER FLAG BITS
012510 147716	166464	MRIND	SEND INDEX PULSE TO MR REG
012512 104430		MRCK	CHECK MR REG
012514 104420		22701	TO EQUAL 22701
012516 022701		MRINT	INIT MAINT MODE (CLEAR MRSP BY SENDING 2 CLOCK PULSES)
012518 104424			

012520 005067 166420 CLR FLAG2 ;CLEAR FLAG TEST BITS

:FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR  
:DATA BUFFER WORDS ARE :A WORD OF ALL 0'S  
: :A WORD OF ALL 1'S  
: :FLOATING 1'S PATTERN (16 WORDS)  
: :A PATTERN OF 146314 (110 WORDS)

012524 012702 026716	MOV #INBUF,R2	GET LOCATION OF INBUF
012530 005022 177777	CLR (R2)+	CLEAR 1ST LOCATION
012532 012722	MOV #-1,(RP)+	2ND WORD OF ALL ONES
012536 005003	CLR R3	CLEAR WORK LOC TO GENERATE
012540 000261	SEC	A PATTERN OF FLOATING ONES
012542 006103	1\$: POL R3	GET PATTERN
012544 103402	BCS 2\$	DONE GET OUT
012546 010322	MOV R3,(R2)+	FIL_BUFFER
012550 000774	BR 1\$	CONT
012552 012703	2\$: MOV #110, R3	FILL REMAINING PORTION OF
012556 012704 000156	MOV #146314, R4	BUFFER WITH A PATTERN OF 146314
012562 010422	3\$: MOV R4,(R2)+	LOAD BUFFER
012564 005303	DEC R3	DONE YET
012566 001375	BNE 3\$	NO

:NOTE:  
:INBUF CONTAINS THE TABLE OF DATA WHICH IS "READ".  
:VIA THE MRDB AND MRDT BITS IN RSMR  
:OUTBUF IS WHERE THE DATA WORDS FROM THE  
:MASSBUS ARE STORED

## J05

22-CERSC-C  
23-JAN-78 13:36 RHT0-R504 MAINTENANCE MODE DIAGNOSTIC MACY+1 30A(1052) 23 JAN 78 13.38 PAGE 10.

SEE DCE.

\*STS2 MAINTENANCE READ TEST

;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR FROM SECTOR 0)

012570 012777 027516 166310	MOV #OUTBUF, @RSBA	;LOAD BUSS ADDR REG
012576 012777 177600 166300	MOV #177600, @RSWC	;LOAD WORD COUNT REG
012604 012777 000071 166266	MOV #71, @RSCS1	;LOAD READ COMMAND
012612 012702 000200	MOV #200, R2	CLEAR THE OUTBUF TABLE
012616 012703 027516	MOV #OUTBUF, R3	SO THAT WHEN THE READ
	CLR (R3)+	IS FINISHED, WE CAN COMPARE
012622 005303	DEC R2	WHAT WE GOT (OUTBUF) WITH WHAT
012624 005302	BNE 4\$	WE EXPECTED (INBUF).
012626 001375	GETSP	CLOCK ROUTINE TO GET SECTOR PULSE
012630 104446		TO CLEAR OUT COUNTERS AND REGISTERS
		THAT OTHERWISE COULD NOT BE CLEARED
012632 104220	HLT !MR	COULD NOT SET SECTOR PULSE '0'
012634 104450	SPASS	CLOCK MR REG 2 TIMES SP = 1

;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

012636 104430	MRIND	;CHECK MR REG TO EQUAL
012640 104420	MRCK	
012642 022601	22601	22601 FOR A
012644 104000	HLT	READ COMD

;STEP THRU RESYNC PERIOD

012646 012767 001000 166326	MOV #512, REPT	
012654 052767 000040 166304	BIS #BITS,ONCEE	;TYPE OUT CLOCK COUNT IF ERRORS OCCUR
012662 104422	MRRD1: MRCLK	CLOCK MR REG
012664 104420	MRCK	CHECK FOR
012666 072601	72601	CORRECT DATA
012670 104000	HLT	MR=BAD GOOD=CORRECT DATA
012672 104422	MRCLK	CLOCK MR REG
012674 104420	MRCK	CHECK FOR
012676 022601	22601	CORRECT DATA
012700 104000	HLT	ERROR WHILE CLOCKING THROUGH RESYNC
012702 005367 166274	DEC REPT	FINISH LOOPING
012706 001365	BNE MRRD1	THROUGH RESYNC PERIOD

;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE  
;SP=0 EQUALS SECTOR PULSE

012710 104422	MRCLK	CLOCK MR REG
012712 104420	MRCK	MR SHOULD
012714 072201	72201	EQUAL 72201
012716 104000	HLT	MR=BAD GOOD=CORRECT ANS
012720 104422	MRCLK	CLOCK MR REG
012722 104420	MRCK	CHECK MR
012724 022201	22201	TO EQUAL 22201
012726 104300	HLT	MR=BAD GOOD=CORRECT ANS

## K05

22-CERSD-D RH70-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 10  
 CERSD0 F:1 23-JAN-78 13:36 TST52 MAINTENANCE READ TEST

;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--

012730	012767	000107	166244	MRRD2:	MOV #71.,REFT	
012736	104422			MRCLK	CLOCK MR REG	
012740	104420			MRCK	CHECK MR REG	
012742	073601			73601	TO EQUAL 73601	
012744	104000			HLT	MR=BAD GOOD=CORRECT HNS	
012746	104422			MRCLK	CLOCK MR REG	
012750	104420			MRCK	CHECK MR REG	
012752	023601			23601	TO EQUAL 23601	
012754	104000			HLT	MR=BAD GOOD=CORRECT ANS	
012756	005367	166220		DEC REPT	DONE YET	
012762	001365			BNE MRRD2	NO LOOP	
012764	104422			MRCLK	CLOCK MR REG	
012766	104420			MRCK	CHECK MR REG	
012770	073601			73601	TO EQUAL 73601	
012772	104000			HLT	MR=BAD GOOD=CORRECT ANS	

;READ SYNC"1"

012774	012777	000055	166122	MOV #55, @RSMR	
013002	012777	000045	166114	MOV #45, @RSMR	
013010	104420			MRCK	CHECK MR REG
013012	023645			23645	TO EQUAL
013014	104000			HLT	CONTENTS OF GOOD
013016	012777	000055	166100	MOV #55, @RSMR	
013024	012777	000045	166072	MOV #45, @RSMR	
013032	104420			MRCK	
013034	173645			173645	
013036	104000			HLT	

;READ DATA

013040	005067	166160		MRD3: CLR WORK3	CLEAR CLOCK COUNT FOR DATA WD
013044	012705	026716		MOV #INBUF, RS	GET STARTING ADDRESS FOR DATA BUFFER
013050	162705	000002		SUB #2, RS	
013054	012767	000025	166122	MOV #21, REPT1	SETUP COUNTER FOR 1ST 5B BIT
013062	012767	002200	166112	MOV #1152., REPT	SETUP COUNTER TO TRANSFER

013070	104444			1\$: RBIT	128 WORDS-9X128=1152
013072	104440			CLKR1	2 CLOCKS PER 2 BITS OF DATA
013074	104000			HLT	GET 2 DATA BITS
013076	104442			CLKR2	CLOCK MR
013100	104000			HLT	MR REG NOT CORRECT
013102	005367	166074		DEC REPT	CLOCK MR REG
013106	001370			1\$	MR REG NOT CORRECT

013102	005367	166074		BNE 1\$	DONE WITH DATA BUFFER YET?
013106	001370				:NO

ERSOC PH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 103  
ERCDL F11 23-JAN-78 13:36 TSTS2 MAINTENANCE READ TEST

EG 0063

013110	032767	000400	166050	2\$:	BIT	#BIT8,ONCEE	DID WE ALREADY DO CRC?
013116	001030				BNE	3\$	YES
013120	052767	000400	166040		BIS	#BIT8,ONCEE	NO SET CRC FLAG
013126	016767	166052	166036		MOV	REPT1,SAVEE	SAVE REPT1
013134	004767	010412			JSR	PC,GENCRC	GENERATE CRC WORD AND LEAVE IN LOC "WORK"
013140	012702	026716			MOV	#INBUF R2	
013144	016767	166022	166032		MOV	SAVEE,REPT1	RESTORE REPT1
013152	062702	000400			ADD	#400,R2	STORE CRC WORD AT END OF
013156	016712	166032			MOV	WORK,DR2	INBUF TABLE
013162	010205				MOV	R2,RS	
013164	162705	000002			SUB	#2,RS	
013170	012767	000011	166004		MOV	#9.,REPT	SETUP TO TRANSFER 1 WD
013176	000734				BR	1\$	TRANSFER CRC WD
013200	104422			3\$:	MRCLK		CLOCK MR REG
013202	104420				MRCK		CHECK MR REG
013204	003601				3601		TO EQUAL
013206	104000				HLT		3601
013210	104422				MRCLK		CLOCK MR REG
013212	104420				MRCK		CHECK MR
013214	153601				153601		TO EQUAL
013216	104000				HLT		153601
013220	104422				MRCLK		CLOCK MR REG
013222	104420				MRCK		CHECK MR
013224	007601				7601		TO EQUAL
013226	104000				HLT		7601
013230	104422				MRCLK		CLOCK MR REG
013232	104420				MRCK		CHECK MR
013234	153601				153601		TO EQUAL
013236	104000				HLT		153601

; PERFORM 8 DOUBLE MAINTENANCE CLOCK OPERATIONS  
; STEP INTO END OF SECTOR DEAD BAND  
; EBL IS NOW ASSERTED

013240	012767	000010	165734	MRD4:	MOV	#8.,REPT	
013246	104422			1\$:	MRCLK		CLOCK MR REG
013250	104420				MRCK		CHECK MR REG
013252	003601				3601		TO EQUAL
013254	104000				HLT		3601
013256	104422				MRCLK		CLOCK MR REG
013260	104420				MRCK		CHECK MR
013262	153601				153601		REG TO
013264	104000				HLT		EQUAL 153601
013266	005367	165710			DEC	REPT	DONE YET?
013272	001365				BNE	1\$	;NO

; PERFORM ONE MAINTENANCE CLOCK OPERATION  
; SHOULD GET STROBE BUFFER

013274	104422				MRCLK		CLOCK MR REG
013276	104420				MRCK		CHECK MR
C13300	007601				7601		REG TO
C13302	104000				HLT		EQUAL 7601

## MOS

22-CERSD-0 5H7C-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 104  
 CERSD0 F:1 23 JAN-78 13:36 TSTS2 MAINTENANCE READ TEST

:PERFORM ONE MAINTENANCE CLOCK OPERATION  
 :SHOULD COMPLETE TRANSFER.

013304 104422	004270 165564	MRD5:	MRCLK		CLOCK MR REG
013306 022777			CMP #4270,0RS051		ANY ERRORS?
013308 001401			BEQ 1\$		NO
013316 104054			HLT !DA!DS!WC		
013320 005777	165560	1\$:	TST 0RSWC		DID WC GO TO 0
013324 001401			BEQ +4		YES
013326 104010			HLT !WC		WC REG SHOULD=0
013330 022777	000001 165552		CMP #1,0RS0A		DOES RSDA=1
013336 001401			BEQ +4		YES
013340 104004			HLT !DA		RSDA SHOULD=1

:COMPARE DATA READ WITH INPUT BUFFER  
 :WILL ONLY TYPEOUT 10 ERRORS --- BUT IF SW12 IS SET  
 :IT WILL TYPE OUT ALL ERRORS

013342 012700	026716	MRD6:	MOV #INBUF,BAD		GET STARTING LOC OF EXPECTED DATA
013346 012701	027516		MOV #OUTBUF,GOOD		GET STARTING LOC OF DATA "READ" FROM DISK
013352 012767	000012		MOV #12,REPT		SET UP ERROR COUNTER
013360 012705	000201		MOV #201,RS		COMPARE 1 SECTOR
013364 005305		3\$:	DEC RS		DONE WITH SECTOR
013366 001433			BEQ 2\$		YES GET OUT
013370 022021			CMP (BAD)+,(GOOD)+		IS DATA CORRECT?
013372 001774			BEQ 3\$		YES
013374 032777	010000 164166		BIT #BIT12,0SWR		TYPE ALL ERRORS?
013402 001003			BNE 1\$		YES
013404 005367	165572		DEC REPT		TYPED OUT 10 ERRORS YET?
013410 001422			BEQ 2\$		YES GET OUT
013412 024041		1\$:	CMP -(BAD),-(GOOD)		GET ERROR
013414 104000			HLT		TYPE OUT ERROR
013416 010067	165572		MOV BAD_WORK		
013422 104402	013426		TYPE +2		: ASCIZ "BAD ADDRESS= "
013444 016746	165544		MOV WORK,-(6)		PUT WORK ON STACK
013450 104406			TYPE\$		TYPE STACK IN OCTAL - SUPPRESS
013452 022021			CMP (BAD)+,(GOOD)+		
013454 000743		2\$:	BR 3\$		
					;DONE

## NOS

ZZ-CERSD-O RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 105  
CERSDD.F11 23 JAN-78 13:36 TST53 MAINTENANCE MODE DATA WRITE CHECK TEST

SEG 0065

```
*****  
TEST 53 MAINTENANCE MODE DATA WRITE CHECK TEST  
*****  
TST53: SCOPE
```

```
:MODULE TESTED: M7771 M7753 M7751  
A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION.  
WITHIN THE R504, A WRITE CHECK FUNCTION IS IDENTICAL TO A  
READ FUNCTION.
```

013460	104414			MRWCK: CLRDK		CLEAR DRIVE REGISTERS
013462	052767	000040	165476	BIS	#BITS,ONCEE	SET TYPE CLOCK COUNT FLAG
013470	042767	147716	165470	BIC	#147716,ONCEE	CLEAR ALL OTHER FLAG BITS
013476	104430			MRIND		SEND INDEX PULSE TO MR REG
013500	104420			MRCK		CHECK MR REG
013502	022701			22701		TO EQUAL 22701
013504	104424			MRINT		INIT MAINT MODE (CLEAR MRSP) BY SENDING 2 CLOCK PULSES

013506	012767	000004	165430	MOV	#4,FLAG2	SET WC FLAG FOR CLKR1 ROUTINE
--------	--------	--------	--------	-----	----------	-------------------------------

```
:FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR)  
DATA BUFFER WORDS ARE :A WORD OF ALL 0'S  
A WORD OF ALL 1'S  
FLOATING 1'S PATTERN (16 WORDS)  
A PATTERN OF 146314 (110 WORDS)
```

013514	012702	026716		MOV	#INBUF,R2	GET LOCATION OF INBUF
013520	005022			CLR	(R2)+	CLEAR 1ST LOCATION
013522	012722	177777		MOV	#-1,(R2)+	2ND WORD OF ALL ONES
013526	005003			CLR	R3	CLEAR WORK LOC TO GENERATE
013530	000261			SEC		A PATTERN OF FLOATING ONES
013532	006103			1\$: ROL	R3	GET PATTERN
013534	103402			BCS	2\$	DONE GET OUT
013536	010322			MOV	R3,(R2)+	FILL BUFFER
013540	000774			BR	1\$	CONT
013542	012703	000156		2\$: MOV	#110,R3	FILL REMAINING PORTION OF
013546	012704	146314		MOV	#146314,R4	BUFFER WITH A PATTERN OF 146314
013552	010422			3\$: MOV	R4,(R2)+	LOAD BUFFER
013554	005303			DEC	R3	DONE YET
013556	001375			BNE	3\$	;NO

```
;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
```

013560	012777	026716	165320	MOV	#INBUF,JRSBA	LOAD BUS ADDR REG
013566	012777	177600	165310	MOV	#177600,JRSWC	LOAD WORD COUNT REG
013574	012777	000051	165276	MOV	#51,JRSCS1	LOAD WRITE CHECK COMMAND
013602	104446			GETSP		CLOCK ROUTINE TO GET SECTOR PULSE
013604	104220					TO CLEAR OUT COUNTERS AND REGISTERS
013606	104450			HLT		THAT OTHERWISE COULD NOT BE CLEARED.
				SPASS	!MR	COULD NOT SET SECTOR PULSE (0)
						CLOCK MR SECTOR PULSE = 1

PHOTO-READ MAINTENANCE MODE DIAGNOSTIC MAC:11 30A(1052) 23-JAN-78 13:38 PAGE 106  
SERIAL NO. 23-JAN-78, 3.36 S-53 MAINTENANCE MODE DATA WRITE CHECK TEST

;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

013610	104430		MRIND		
013612	104420		MRCK		:CHECK MR REG TO EQUAL
013614	022701		22701		:22701 FOR A
013616	104000		HLT		:WRITE CHECK COMMAND

;STEP THRU RESYNC PERIOD

013620	012767	001000	165354	MOV	#512,,REPT	
013626	052767	000040	165332	BIS	#BITS,ONCEE	:TYPE OUT CLOCK COUNT IF ERRORS OCCUR
013634	104422			MRWCK1:	MRCLK	:CLOCK MR REG
013636	104420				MRCK	:CHECK FOR
013640	072701				72701	:CORRECT DATA
013642	104000				HLT	:MR=BAD GOOD=CORRECT DATA
013644	104422				MRCLK	:CLOCK MR REG
013646	104420				MRCK	:CHECK FOR
013650	022701				22701	:CORRECT DATA
013652	104000				HLT	:ERROR WHILE CLOCKING THROUGH RESYNC
013654	005367		165322	DEC	REPT	:FINISH LOOPING
013660	001365			BNE	MRWCK1	:THROUGH RESYNC PERIOD

;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE  
;SP=0 EQUALS SECTOR PULSE

013662	104422			MRCLK		:CLOCK MR REG
013664	104420			MRCK		:MR SHOULD
013666	072301			72301		:EQUAL 72301
013670	104000			HLT		:MR=BAD GOOD=CORRECT ANS
013672	104422			MRCLK		:CLOCK MR REG
013674	104420			MRCK		:CHECK MR
013676	022301			22301		:TO EQUAL 22301
013700	104000			HLT		:MR=BAD GOOD=CORRECT ANS

;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--

013702	012767	000107	165272	MOV	#71,,REPT	
013710	104422			MRWCK2:	MRCLK	:CLOCK MR REG
013712	104420				MRCK	:CHECK MR REG
013714	073701				73701	:TO EQUAL 73701
013716	104000				HLT	:MR=BAD GOOD=CORRECT ANS
013720	104422				MRCLK	:CLOCK MR REG
013722	104420				MRCK	:CHECK MR REG
013724	023701				23701	:TO EQUAL 23701
013726	104000				HLT	:MR=BAD GOOD=CORRECT ANS
013730	005367		165246	DEC	REPT	:DONE YET
013734	001365			BNE	MRWCK2	:NO LOOP
013736	104422				MRCLK	:CLOCK MR REG
013740	104420				MRCK	:CHECK MR REG
013742	073701				73701	:TO EQUAL 73701
013744	104000				HLT	:MR=BAD GOOD=CORRECT ANS

22 ERSC-C RH70-2504 MAINTENANCE MODE DIAGNOSTIC MACY:130A(1052) 23-JAN-78 13:38 PAGE 10-  
ERSCC -.. ST53 MAINTENANCE MODE DATA WRITE CHECK TEST

## :READ SYNC"1"

013746	012777	000055	165150	MOV	#55,0RSMR	
013754	012777	000045	165142	MOV	#45,0RSMR	
013762	104420			MRCK		:CHECK MR FOR
013764	023745			23745		:FOR CORRECT
013766	104000			HLT		:ANS IS IN GOOD
013770	012777	000055	165126	MOV	#55,0RSMR	
013776	012777	000045	165120	MOV	#45,0RSMR	
014004	104420			MRCK		
014006	173745			173745		
014010	104000			HLT		
:READ DATA						
014012	005067	165206		MRWCK3: CLR	WORK3	CLEAR CLOCK COUNT FOR DATA WD
014016	012705	026716		MOV	#INBUF,RS	GET STARTING ADDRESS FOR DATA BUFFER
014022	162705	000002		SUB	#2,RS	
014026	012767	000025	165150	MOV	#21,REPT1	SETUP COUNTER FOR 1ST SB BIT
014034	012767	002200	165140	MOV	#1152..REPT	SETUP COUNTER TO TRANSFER
						128 WORDS-9X128=1152
						2CLOCKS PER 2 BITS OF DATA
014042	104444			1\$: RBIT		GET 2 DATA BITS
014044	104440			CLKR1		CLOCK MR
014046	104000			HLT		MR REG NOT CORRECT
014050	104442			CLKR2		CLOCK MR REG
014052	104000			HLT		MR REG NOT CORRECT
014054	005367	165122		DEC	REPT	DONE WITH DATA BUFFER YET?
014060	001370			BNE	1\$	NO
014062	032767	000400	165076	2\$: BIT	#BITB,ONCEE	DID WE ALREADY DO CRC?
014070	001030			BNE	3\$	YES
014072	052767	000400	165066	BIS	#BITB,ONCEE	NO SET CRC FLAG
014100	016767	165100	165064	MOV	REPT1,SAVEE	SAVE REPT1
014106	004767	007440		JSR	PC,GENCRC	GENERATE CRC WORD
						AND LEAVE IN LOC "WORK"
014112	012702	026716		MOV	#INBUF,R2	
014116	016767	165050	165060	MOV	SAVEE,REPT1	RESTORE REPT1
014124	062702	000400		ADD	#400,R2	STORE CRC WORD TO BE READ
014130	016712	165060		MOV	WORK,0R2	AT END OF INBUF TABLE
014134	010205			MOV	R2,RS	
014136	162705	000002		SUB	#2,RS	
014142	012767	000011	165032	MOV	#9.,REPT	SETUP TO TRANSFER 1 WD
0.4150	000734			BR	1\$	TRANSFER CRC WD

## D06

REF ID: A  
REF ID: C PH70-R504 MAINTENANCE MODE DIAGNOSTIC MAC:II 30A(1052) 23-JAN-78 13.38 PHASE A/F  
REF ID: E 23-JAN-78 13:36 TST53 MAINTENANCE MODE DATA WRITE CHECK TEST

SES 0066

014152	104422	3S:	MRCLK	:CLOCK MR REG
014154	104420		MRCK	:CHECK MR REG
014156	003701		3701	:TO EQUAL
014160	104000		HLT	:3701
014162	104422		MRCLK	:CLOCK MR REG
014164	104420		MRCK	:CHECK MR
014166	153701		153701	:TO EQUAL
014170	104000		HLT	:153701
014172	104422		MRCLK	:CLOCK MR REG
014174	104420		MRCK	:CHECK MR
014176	007701		7701	:TO EQUAL
014200	104000		HLT	:7701
014202	104422		MRCLK	:CLOCK MR REG
014204	104420		MRCK	:CHECK MR
014206	153701		153701	:TO EQUAL
014210	104000		HLT	:153701

:PERFORM 8 DOUBLE MAINTENANCE CLOCK OPERATIONS  
;STEP INTO END OF SECTOR DEAD BAND  
;EBL IS NOW ASSERTED

014212	012767	000010	164762	MRWCK4: MOV #8.,REPT	
				1S: MRCLK	:CLOCK MR REG
				MRCK	:CHECK MR REG
				3701	:TO EQUAL
				3601	
				HLT	
				MRCLK	:CLOCK MR REG
				MRCK	:CHECK MR
				153701	:REG TO
				HLT	:EQUAL 153601
				DEC REPT	:DONE YET?
				BNE 1S	:NO

:PERFORM ONE MAINTENANCE CLOCK OPERATION  
;SHOULD GET STROBE BUFFER

014246	104422			MRCLK	:CLOCK MR REG
014250	104420			MRCK	:CHECK MR
014252	007701			7701	:REG TO
014254	104000			HLT	:EQUAL 7601

:PERFORM ONE MAINTENANCE CLOCK OPERATION  
;SHOULD COMPLETE TRANSFER.

014256	104422			MRWCK5: MRCLK	:CLOCK MR REG
014260	022777	004250	164612	CMP #4250, JRSCS1	:ANY ERRORS?
014266	001401			BEQ 1S	:NO
014270	104054			HLT !DA!DS!WC	
014272	005777	164606		TST JRSWC	:DID WC GO TO 0
014276	001401			BEQ +4	:YES
014300	104010			HLT !WC	:WC REG SHOULD=0
014302	022777	000001	164600	CMP #1, JRSDA	:DOES RSDA=1
014310	001401			BEQ +4	:YES
014312	104004			HLT !DA	:RSDA SHOULD=1

22-CERSD-S RHT0-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE 109  
CERSD.PII 23-JAN-78 13:36      \*ST54 MAINTENANCE MODE CRC TEST I (NO DCK ERRORS)

\*\*\*\*\*  
TEST 54 MAINTENANCE MODE CRC TEST I (NO DCK ERRORS)  
\*\*\*\*\*

C14314 10440C

\*ST54: SCOPE

:MODULES TESTED: M7753  
:THE RS04 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE  
:SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY  
:ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC  
:WORD. THE CORRESPONDING CRC WORD IS THEN "READ" RESULTING  
:IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY  
:SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL 16  
:BITS IN THE CRC REGISTER HAVE BEEN CHECKED.

014316 012767 000040 164620	MRCRC:	MOV #40,FLAG2	CLEAR TST FLAG
014324 104414 000040 164632		CLRDK	CLEAR DRIVE REGISTERS
014326 052767 000040 164632		BIS #BITS_ONCEE	TYPE CLOCK COUNT IF ERROR OCCURS
014334 042767 147716 164624		BIC #147716,ONCEE	CLEAR ALL OTHER FLAG BITS
014342 104430 000040 164624		MRIND	SEND INDEX PULSE TO MR REG
014344 104420 000040 164624		MRCK	CHECK MR REG
014346 022701 000040 164624		22701	TO EQUAL 22701
014350 104424 000040 164624		MRINT	INIT MAINT MODE (CLEAR MRSP) BY SENDING 2 CLOCK PULSES
014352 032767 000020 164564		BIT #BIT4,FLAG2	FIRST TIME THROUGH
014360 001023 000001 164602		BNE 3\$	NO
014362 012767 000001 164602		MOV #1,SAVEE	LOAD 1ST CRC WORD

:FILL MEMORY DATA BUFFER (INBUF) WITH 1 SECTOR. CREATE BUFFER  
:WITH 144 WORDS OF 16 BITS WHICH EQUALS THE NO. OF BITS IN 128 18 BITS WORDS  
:DATA BUFFER CONTAINS 14 WORDS OF ZEROS  
:A WORD OF 12  
:A WORD OF 20000  
:128 WORDS OF ZEROS

:NOTE:  
:IN THIS TEST, ALL 18 BITS OF THE RS04 DATA  
:WORD MUST BE MANIPULATED. HENCE, A TABLE  
:CONTAINING 2304 BITS (128 X 18) IS REQUIRED  
:INSTEAD OF A TABLE CONTAINING 128 WORDS.

014370 012702 026716		MOV #INBUF,R2	GET LOCATION OF INBUF
014374 012703 000016		MOV #14,R3	SETUP COUNTER
014400 005022		CLR (R2)+	TO CLEAR THE
014402 005303		DEC R3	FIRST 14
014404 001375		BNE 1\$	WORDS
014406 012722 000012	1\$:	MOV #12,(R2)+	LOAD A 12
014412 012722 020000		MOV #20000,(R2)+	LOAD A 20000
014416 012703 000200		MOV #128,,R3	SETUP COUNTER
014422 005022		CLR (R2)+	TO CLEAR THE
014424 005303		DEC R3	REMAINING WORDS
014426 001375		BNE 2\$	FOR THAT SECTOR

ZI-ERESD-D PH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 110  
ZI-ERESD.PII 23-JAN-78 13:36 TST54 MAINTENANCE MODE CRC TEST I (NO DCK ERRORS)

SEG 0075

;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR FROM SECTOR 0)

014430	012777	027516	164450	3\$:	MOV	#OUTBUF, @RSBA	;LOAD BUS ADDR REG
014436	012777	177600	164440		MOV	#177600, @RSWC	;LOAD WORD COUNT REG
014444	012777	000071	164426		MOV	#71, @RSCSI	;LOAD READ COMMAND
014452	012702	000200			MOV	#200, R2	
014456	012703	027516			MOV	#OUTBUF, R3	
014462	052767	000020	164454	4\$:	BIS	#BIT4, FLAG2	;SET 1ST TIME THROUGH FLAG
014470	005023				CLR	(R3)+	
014472	005302				DEC	R2	
014474	001375				BNE	4\$	
014476	104446				GETSP		

;CLOCK ROUTINE TO GET SECTOR PULSE  
;TO CLEAR OUT COUNTERS AND REGISTERS  
;THAT OTHERWISE COULD NOT BE CLEARED.

014500	104220				HLT	!MR	;CLOCK ROUTINE TO GET SECTOR PULSE '0'
014502	104450				SPASS		;CLOCK MR REG SP = 1

;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

014504	104430				MRIND		
014506	104420				MRCK		;CHECK MR REG TO EQUAL
014510	022601				22601		;22601 FOR A
014512	104000				HLT		;READ COMD

;STEP 1 THRU RESYNC PERIOD

014514	012767	001000	164460		MOV	#512, REPT	
014522	052767	000040	164436	MRCRC1:	BIS	#BITS, ONCEE	;TYPE OUT CLOCK COUNT IF ERROR OCCURS
014530	104422				MRCLK		;CLOCK MR REG
014532	104420				MRCK		;CHECK FOR
014534	072601				72601		;CORRECT DATA
014536	104000				HLT		;MR=BAD GOOD=CORRECT DATA
014540	104422				MRCLK		CLOCK MR REG
014542	104420				MRCK		CHECK FOR
014544	022601				22601		CORRECT DATA
014546	104000				HLT		ERROR WHILE CLOCKING THROUGH RESYNC
014550	005367	164426			DEC	REPT	FINISH LOOPING
014554	001365				BNE	MRCRC1	THROUGH RESYNC PERIOD

;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE  
;SP=0 EQUALS SECTOR PULSE

014556	104422				MRCLK		CLOCK MR REG
014560	104420				MRCK		MR SHOULD
014562	072201				72201		EQUAL 72201
014564	104000				HLT		MR=BAD GOOD=CORRECT ANS
014566	104422				MRCLK		CLOCK MR REG
014570	104420				MRCK		CHECK MR
014572	022201				22201		TO EQUAL 22201
014574	104000				HLT		MR=BAD GOOD=CORRECT ANS

## GO6

PHOTO-RS04 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PHASE ...  
 ER000-E000 TS54 MAINTENANCE MODE CRC TEST 1 'NO DCK ERRORS'

;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--

014576	012767	000107	164376	MRCRC2: MOV #71..REPT	
014604	104422			MRCLK	; CLOCK MR REG
014606	104420			MRCK	; CHECK MR REG
014610	073601			73601	; TO EQUAL 73601
014612	104000			HLT	; MR=BAD GOOD=CORRECT ANS
014614	104422			MRCLK	CLOCK MR REG
014616	104420			MRCK	CHECK MR REG
014620	023601			23601	; TO EQUAL 23601
014622	104000			HLT	; MR=BAD GOOD=CORRECT ANS
014624	005367	164352		DEC REPT	DONE YET
014630	001365			BNE MRCRC2	NO LOOP
014632	104422			MRCLK	CLOCK MR REG
014634	104420			MRCK	CHECK MR REG
014636	073601			73601	; TO EQUAL 73601
014640	104000			HLT	; MR=BAD GOOD=CORRECT ANS

;READ SYNC"1"

014642	012777	000055	164254	MOV #55, JRSMR	
014650	012777	000045	164246	MOV #45, JRSMR	
014656	104420			MRCK	; CHECK MR REG
014660	023645			23645	; FOR CORRECT
014662	104000			HLT	; ANS IS IN GOOD
014664	012777	000055	164232	MOV #55, JRSMR	
014672	012777	000045	164224	MOV #45, JRSMR	
014700	104420			MRCK	
014702	173645			173645	
014704	104000			HLT	

;READ DATA

014706	005067	164312		MRCRC3: CLR WORK3	; CLEAR CLOCK COUNT FOR DATA WD
014712	012705	026716		MOV #INBUF, R5	; GET STARTING ADDRESS FOR DATA BUFFER
014716	162705	000002		SUB #2, R5	
014722	012767	000025	164254	MOV #21, REPT1	; SETUP COUNTER FOR 1ST SB BIT
014730	012767	002200	164244	MOV #1152..REPT	; SETUP COUNTER TO TRANSFER

014736	104444		1\$:	RBIT	; 128 WORDS-9X128=1152
014740	104440			CLKR1	; 2 CLOCKS PER 2 BITS OF DATA
014742	104000			HLT	; GET 2 DATA BITS
014744	104442			CLKR2	; CLOCK MR
014746	104000			HLT	; MR REG NOT CORRECT
014750	005367	164226		DEC REPT	; CLOCK MR REG
014754	001370			BNE 1\$	; MR REG NOT CORRECT

					DONE WITH DATA BUFFER ;ETC
					;NO

RH70-R504 MAINTENANCE MODE DIAGNOSTIC MAC+11 30A(1052) 23-JAN-78 13:38 PAGE 112  
 ERSDD.E.. 23-JAN-78 13:36 \*ST54 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

SES DC72

C14756	032767	000400	164202	2\$:	BIT	#BITB.ONCEE	: DID WE ALREADY DO CRC?
C14764	001020				BNE	3\$	: YES
C14766	052767	000400	164172		BIS	#BITB.ONCEE	: NO SET CRC FLAG
C14774	012702	026716			MOV	#INBUF R2	: MOVE CRC
C15000	062702	000440			ADD	#440 R2	: WORD TO END OF
C15004	016712	164162		4\$:	MOV	SAVEE.JR2	: INBUF TABLE
C15010	010205			5\$::	MOV	R2.R5	: GET CRC WORD
C15012	162705	000002			SUB	#2.R5	
C15016	012767	000011	164156		MOV	#9.REPT	: SETUP TO TRANSFER A WD
C15024	000744				BR	1\$	: TRANSFER CRC WD
C15026	104422			3\$::	MRCLK		: CLOCK MR REG
C15030	104420				MRCK		: CHECK MR REG
C15032	003601				3601		: TO EQUAL
C15034	104000				HLT		: 3601
C15036	104422				MRCLK		: CLOCK MR REG
C15040	104420				MRCK		: CHECK MR
C15042	153601				153601		: TO EQUAL
C15044	104000				HLT		: 153601
C15046	104422				MRCLK		: CLOCK MR REG
C15050	104420				MRCK		: CHECK MR
C15052	007601				7601		: TO EQUAL
C15054	104000				HLT		: 7601
C15056	104422				MRCLK		: CLOCK MR REG
C15060	104420				MRCK		: CHECK MR
C15062	153601				153601		: TO EQUAL
C15064	104000				H-		: 153601

PLT-R504 MAINTENANCE MODE DIAGNOSTIC MAC 11 30A 1052, 23 JAN-78 13:38 PAGE 113  
 ERSDD F1 23 JAN 78 13:36 TST54 MAINTENANCE MODE CRC TEST I NO DCK ERRORS

:PERFORM 8 DOUBLE MAINTENANCE CLOCK OPERATIONS  
 :STEP INTO END OF SECTOR DEAD BAND  
 :EBL IS NOW ASSERTED

015066 012767 000010 164106 MRCRC4: MOV #8.,REPT

015074	104422	1\$:	MRCLK	:CLOCK MR REG
015076	104420		MRCK	:CHECK MR REG
015100	003601		3601	:TO EQUAL
015102	104000		4LT	:3601
015104	104422		MRCLK	:CLOCK MR REG
015106	104420		MRCK	:CHECK MR
015110	153601		153601	:REG TO
015112	104000		HLT	:EQUAL 153601
015114	005367	164062	DEC REPT	:DONE YET?
015120	001365		BNE 1\$	:NO

:PERFORM ONE MAINTENANCE CLOCK OPERATION  
 :SHOULD GET STROBE BUFFER

015122	104422		MRCLK	:CLOCK MR REG
015124	104420		MRCK	:CHECK MR
015126	007601		7601	:REG TO
015130	104000		HLT	:EQUAL 7601

:PERFORM ONE MAINTENANCE CLOCK OPERATION  
 :SHOULD COMPLETE TRANSFER.

015132	104422	MRCRC5: MRCRK		:CLOCK MR REG
015134	022777	004270 163736	CMP \$4270,0RS051	:ANY ERRORS?
015142	001401		BEQ 1\$	:NO
015144	104054		HLT :DA!DS!WC	
015146	005777	163732	TST 0RSWC	:DID WC GO TO 0
015152	001401		BEQ +4	:YES
015154	104010		HLT :WC	:WC REG SHOULD=0
015156	006167	164010	ROL SAVEE	:GET NEXT CRC WORD
015162	103404		BCS 2\$	:DONE - BRANCH
015164	004767	010506	LSR PC_MDATA	:SHIFT DATA PATTERN
015170	000167	177130	JMP MP_ARC	:RESTART TEST WITH NEW DATA PATTERN
015174				:DONE

2\$:

```
***** TEST 55 ***** MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)
***** TEST 55 ***** MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

015174 104400
TEST 55: SCOPE
MODULE TESTED M7753
THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA
PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE
CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ".
THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16
TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A DCK ERROR.

015176 012767 000040 163740    MOV #40,FLAG2      :CLEAR TST FLAG
015204 104414                  CLRDK              :CLEAR DRIVE REGISTERS
015206 052767 000040 163752    BIS #BITS_ONCEE   :TYPE CLOCK COUNT IF ERROR OCCURS
015214 042767 147716 163744    BIC #147716,ONCEE :CLEAR ALL OTHER FLAG BITS
015222 104430                  MRIND              :SEND INDEX PULSE TO MR REG
015224 104420                  MRCK               :CHECK MR REG
015226 022701                  22701              :TO EQUAL 22701
015230 104424                  MRINT              :INIT MAINT MODE (CLEAR MRSP)
                                         :BY SENDING 2 CLOCK PULSES
015232 032767 000020 163704    BIT #BIT4,FLAG2   :FIRST TIME THROUGH
015240 001023                  BNE 35             :NO
015242 012767 000001 163722    MOV #1,SAV1E     :LOAD 1ST CRC WORD
                                         :FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR) CREATE BUFFER
                                         :WITH 144 WORDS OF 16 BITS WHICH = THE NO. OF BITS IN 128 18 BIT WORDS
                                         :DATA BUFFER CONTAINS 15 WORDS OF ZEROS
                                         :A WORD OF 1
                                         :A WORD OF 42000
                                         :127 WORDS OF ZEROS
015250 012702 026716          MOV #INBUF,R2      :GET LOCATION OF OUTBUF
015254 012703 000017          MOV #15,R3         :SETUP COUNTER
015260 005022                  CLR (R2)+        :TO CLEAR THE
015262 005303                  DEC R3            :FIRST 15
015264 001375                  BNE 15             :WORDS
015266 012722 000001          MOV #1,(R2)+       :LOAD A 1
015272 012722 042000          MOV #42000,(R2)+   :LOAD A 42000
015276 012703 000177          MOV #127,,R3       :SETUP COUNTER
015302 005022                  CLR (R2)+        :TO CLEAR THE
015304 005303                  DEC R3            :REMAINING WORDS
015306 001375                  BNE 25             :FOR THAT SECTOR
                                         :SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR FROM SECTOR C
015310 012777 027516 163570    3$: MOV #OUTBUF,DRSBA  :LOAD BUS ADDR REG
015316 012777 177600 163560    MOV #177600,DRSWC  :LOAD WORD COUNT REG
015324 012777 000071 163546    MOV #71,DRSCS1    :LOAD READ COMMAND
015332 012702 000200          MCV #200,R2       :
015336 012703 027516          MOV #OUTBUF,R3      :
015342 052767 000020 163574    BIS #BIT4,FLAG2   :SET 1ST TIME THROUGH FLAG
015350 005023                  4$: CLR (R3)+       :
015352 005302                  DEC R2            :
015354 001375                  BNE 45             :
015356 104446                  GETSP              :CLOCK ROUTINE TO GET SECTOR PULSE
                                         :TO CLEAR OUT COUNTERS AND REGISTERS
                                         :THAT OTHERWISE COULD NOT BE CLEARED.
                                         :COULD NOT SET SECTOR PULSE (0)
                                         :CLOCK MR REG SP = 1
015360 104220                  HLT SPASS        :MR
015362 104450
```

22-CERSD-D RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 115  
CERSD.D.FII 23-JAN-78 13:36 TST55 MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

SEG 0075

;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

015364	104430		MIND		
015366	104420		MRCK		;CHECK MR REG TO EQUAL
015370	022601		22601		;22601 FOR A
015372	104000		HLT		;READ COMD

;STEP THRU RESYNC PERIOD

015374	012767	001000	163600	MOV	#512.REPT	
015402	052767	000040	163556	BIS	#BITS,ONCEE	;TYPE OUT CLOCK COUNT IF ERROR OCCURS
015410	104422			MRDCK1:	MRCLK	CLOCK MR REG
015412	104420				MRCK	CHECK FOR
015414	072601				72601	CORRECT DATA
015416	104000				HLT	MR=BAD GOOD=CORRECT DATA
015420	104422				MRCLK	CLOCK MR REG
015422	104420				MRCK	CHECK FOR
015424	022601				22601	CORRECT DATA
015426	104000				HLT	ERROR WHILE CLOCKING THROUGH RESYNC
015430	005367	163546		DEC	REPT	FINISH LOOPING
015434	001365			BNE	MRDCK1	THROUGH RESYNC PERIOD

;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE  
;SP=0 EQUALS SECTOR PULSE

015436	104422		MRCLK		CLOCK MR REG
015440	104420		MRCK		MR SHOULD
015442	072201		72201		EQUAL 72201
015444	104000		HLT		MR=BAD GOOD=CORRECT ANS
015446	104422		MRCLK		CLOCK MR REG
015450	104420		MRCK		CHECK MR
015452	022201		22201		TO EQUAL 22201
015454	104000		HLT		MR=BAD GOOD=CORRECT ANS

## LOG

22 LEASED  
JERSOO.PAI RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 116  
23 JAN-78 13:36 T5T55 MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

SEQ 0076

;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--

015456	012767	000107	163516	MOV	#71..REFT		
015464	104422			MRDCK2:	MRCLK	;CLOCK MR REG	
015466	104420				MRCK	;CHECK MR REG	
015470	073601				73601	;TO EQUAL 73601	
015472	104000				HLT	;MR=BAD GOOD=CORRECT ANS	
015474	104422				MRCLK	CLOCK MR REG	
015476	104420				MRCK	CHECK MR REG	
015500	023601				23601	;TO EQUAL 23601	
015502	104000				HLT	;MR=BAD GOOD=CORRECT ANS	
015504	005367	163472		DEC	REPT	;DONE YET	
015510	001365			BNE	MRDCK2	;NO LOOP	
015512	104422				MRCLK	CLOCK MR REG	
015514	104420				MRCK	CHECK MR REG	
015516	073601				73601	;TO EQUAL 73601	
015520	104000				HLT	;MR=BAD GOOD=CORRECT ANS	
;READ SYNC"1"							
015522	012777	000055	163374	MOV	#55, @RSRMR		
015530	012777	000045	163366	MOV	#45, @RSRMR		
015536	104420			MRCK		;CHECK MR REG	
015540	023645			23645		;TO EQUAL	
015542	104000			HLT		;CORRECT ANS IN GOOD	
015544	012777	000055	163352	MOV	#55, @RSRMR		
015552	012777	000045	163344	MOV	#45, @RSRMR		
015560	104420			MRCK			
015562	173645			173645			
015564	104000			HLT			
;READ DATA							
015566	005067	163432		MRDCK3:	CLR	WORK3	;CLEAR CLOCK COUNT FOR DATA WD
015572	012705	026716			MOV	#INBUF, RS	;GET STARTING ADDRESS FOR DATA BUFFER
015576	162705	000002			SUB	#2 RS	
015602	012767	000025	163374		MOV	#21, REPT1	;SETUP COUNTER FOR 1ST SB BIT
015610	012767	002200	163364		MOV	#1152., REPT	;SETUP COUNTER TO TRANSFER
							128 WORDS-9X128=1152
							2 CLOCKS PER 2 BITS OF DATA
015616	104444			1\$:	RBIT		GET 2 DATA BITS
015620	104440				CLKR1		CLOCK MR
015622	104000				HLT		MR REG NOT CORRECT
015624	104442				CLKR2		CLOCK MR REG
015626	104000				HLT		MR REG NOT CORRECT
015630	005367	163346		DEC	REPT		DONE WITH DATA BUFFER YET?
015634	001370			BNE	1\$		;NO

22 CERSO-D      RH70-R504 MAINTENANCE MODE DIAGNOSTIC      MACY11 30A(1052) 23-JAN-78 13:38 PAGE 117  
 CERSDD.PII      23-JAN-78 13:36      TST55 MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

SEQ 0077

015636	032767	000400	163322	2\$:	BIT	#BITB.ONCEE	; DID WE ALREADY DO CRC?
015644	001020				BNE	3\$	; YES
015646	032767	000400	163312		MIS	#BITB.ONCEE	; NO SET CRC FLAG
015654	032765	000716			MOV	#INBUF.R2	; MOVE CRC
015660	032765	000440			ADD	#440,R2	; WORD TO END OF
015664	012712	000000		4\$:	MOV	#0.D82	; INBUF TABLE
015670	012705			5\$:	MOV	R2.R5	; GET CRC WORD
015672	162705	000002			SUB	#2,R5	
015676	012767	000011	163276		MOV	#9.,REPT	; SETUP TO TRANSFER 1 WD
015704	000744				BR	1\$	; TRANSFER CRC WD
015706	104422			3\$:	MRCLK		; CLOCK MR REG
015710	104420				MRCK		; CHECK MR REG
015712	003601				3601		; TO EQUAL
015714	104000				HLT		; 3601
015716	104422				MRCLK		; CLOCK MR REG
015720	104420				MRCK		; CHECK MR
015722	153601				153601		; TO EQUAL
015724	104000				HLT		; 153601
015726	104422				MRCLK		; CLOCK MR REG
015730	104420				MRCK		; CHECK MR
015732	007601				7601		; TO EQUAL
015734	104000				HLT		; 7601
015736	104422				MRCLK		; CLOCK MR REG
015740	104420				MRCK		; CHECK MR
015742	153601				153601		; TO EQUAL
015744	104000				HLT		; 153601

22-CERSD-D RH70-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 118  
 CERSDD P11 23-JAN-78 13:36 TST55 MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

SEQ 0078

;PERFORM 8 DOUBLE MAINTENANCE CLOCK OPERATIONS  
 ;STEP INTO END OF SECTOR DEAD BAND  
 ;EBL IS NOW ASSERTED

015746 012767 000010 163226 MRDCK4: MOV #8.,REPT

015754 104422	1\$:	MRCLK	:CLOCK MR REG
015756 104420		MRCK	:CHECK MR REG
015760 003601		3601	:TO EQUAL
015762 104000		HLT	:3601
015764 104422		MRCLK	:CLOCK MR REG
015766 104420		MRCK	:CHECK MR
015770 153601		153601	:REG TO
015772 104000		HLT	:EQUAL 153601
015774 005367	163202	DEC REPT	:DONE YET?
016000 001365		BNE 1\$	:NO

;PERFORM ONE MAINTENANCE CLOCK OPERATION  
 ;SHOULD GET STROBE BUFFER

016002 104422		MRCLK	:CLOCK MR REG
016004 104420		MRCK	:CHECK MR
016006 007601		7601	:REG TO
016010 104000		HLT	:EQUAL 7601

;PERFORM ONE MAINTENANCE CLOCK OPERATION  
 ;SHOULD COMPLETE TRANSFER.

016012 104422	MRDCK5: MRCLK		:CLOCK MR REG
016014 022777	CMP	#144270,0RSC51	:IS RSC51 CORRECT?
016022 001401	BEQ	1\$	:YES
016024 104054	HLT	!DA!DS!WC	
016026 005777	TST	0RSWC	:DID WC GO TO 0
016032 001401	BEQ	+4	:YES
016034 104010	HLT	:WC	:WC REG SHOULD=0
016036 022777	CMP	#100000,0RSER	:DID DCK SET?
016044 001417	BEQ	3\$	:YES
016046 104050	HLT	!DS!WC	
016050 104402	TYPE	+2	.ASCIZ <15><12>"DCK DID NOT SET "
016100 004767	JSR	PC,CRCTYP	:GET IC THAT FAILED AND TYPE IT
016104 000241	3\$:	CLC	
016106 006167	ROL	SAVEE	:GET NEXT CRC WORD
016112 103404	BCS	2\$	:DONE - BRANCH
016114 004767	JSR	PC,MDATA	:SHIFT DATA PATTERN
016120 000167	JMP	MRDCK	:RESTART TEST WITH NEW DATA PATTERN
016124			:DONE

22-CERSD-C PHPC-W504 MAINTENANCE MODE DIAGNOSTIC MAC:11 30A(1052) 23-JAN-78 13:38 PAGE ..9  
CERSD,E:1 23 JAN-78 13:38 \*ST56 IGNORE FUNCTION TEST

\*\*\*\*\*  
TEST 56 IGNORE FUNCTION TEST  
\*\*\*\*\*  
1ST56: SCOPE

:MODULE TESTED: M7759, M7770  
PUT THE DISK MAINTENANCE MODE AND SET ERROR CONDITIONS IN  
THE DRIVE ERROR REGISTER (RSER). TRY TO START A READ  
TRANSFER. THE "GO" BIT IN RSCS1 SHOULD NOT SET. MISSED  
TRANSFER ERROR (MXF) SHOULD SET IN RSCS2 WHICH IS TURN SHOULD  
CAUSE "TRE" AND "SC" TO SET IN RSCS1.

016126	104414		MRIFT:	CLRDK	CLEAR ALL REGISTERS
016130	104430			MRIND	SEND INDEX PULSE TO MR REG
016132	104420			MRCK	CHECK MR REG
016134	022701			22701	TO EQUAL 22701
016136	104424			MRINT	INIT MAINT MODE (CLEAR MRSP)
016140	012777	177777	162746	MOV #1,RSER	SET ERRORS
016146	016777	163010	162742	MOV UNITSV,RSAS	CLEAR ATA BIT IN RSAS
016154	012777	027516	162724	MOV #OUTBUF,RSBA	AND ERROR BITS IN RSCS1
016162	012777	177777	162714	MOV #1,RSWC	LOAD RSBA
016170	012777	000071	162702	MOV #71,RSCS1	LOAD RSWC
016178	032777	000001	162674	BIT #BIT0,RSCS1	LOAD READ FUNCTION
016204	001401			BEQ 1\$	IS "GO" BIT ZERO?
016206	104140			HLT !DS!AS	YES
016210	012767	177777	162776	MOV #177777,WORK	"GO" BIT IN RSCS1 SHOULD NOT
016216	005367	162772	15:	DEC WORK	LOAD IF ERRORS ARE PRESENT IN THE DRIVE
016222	000240			NOP	SETUP TIMEOUT FOR MXF ERROR
016224	000240			NOP	
016226	001373			BNE 5\$	
016230	017700	162646		MOV #RSCS2,BAD	CHECK RSCS2 FOR MXF
016234	012701	001100		MOV #1100,GOOD	GET CORRECT ANS
016240	056701	162714		BIS UNNUM,GOOD	FOR RSCS2
016244	020001			CMP BAD,GOOD	IS RSCS2 CORRECT
016246	001401			BEQ 2\$	YES
016250	104000			HLT	BAD=RSCS2 GOOD=CORRECT ANS
016252	022777	144270	162620	CMP #144270,RSCS1	MXF SHOULD BE SET IN RSCS2
016260	001401			BEQ 3\$	FOR A READ WAS ISSUED
016262	104042			HLT !DS!ER	WITH ERROR BITS SET IN RSER.
					IS RSCS1 CORRECT?
					YES
					SC AND TRE SHOULD BE SET FOR
					MXF SHOULD BE SET IN RSCS2

22 LERSD-C R470-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 120  
EPSDC.F11 23-JAN-78 13:36 TST56 IGNORE FUNCTION TEST

016264 022777 177777 162612 3\$:	CMP BEQ HLT	\$-1,RSWC +4 !WC	DID RSWC CHANGE? NO WC SHOULD NOT HAVE CHANGED FOR READ SHOULD HAVE NEVER BEEN EXECUTED DID RSBA MOVE NO GET RSBA GET CORRECT ANS RSBA-BAD GOOD=CORRECT ANS RSBA MOVED WHEN THE READ COND WAS LOADED WITH ERROR BITS SET IN RSER READ COMD SHOULD NEVER HAVE BEEN EXECUTED AND RSBA SHOULD NOT HAVE MOVED
016272 001401 016274 104010			
016276 022777 027516 162602	CMP BEQ MOV MOV HLT	\$OUTBUF,RSBA 4\$ RSBA,BAD \$OUTBUF,GOOD	GET RSBA GET CORRECT ANS RSBA-BAD GOOD=CORRECT ANS RSBA MOVED WHEN THE READ COND WAS LOADED WITH ERROR BITS SET IN RSER READ COMD SHOULD NEVER HAVE BEEN EXECUTED AND RSBA SHOULD NOT HAVE MOVED
016304 001405 016306 017700 162574 016312 012701 027516 016316 104000			
016320 104414 016322 017700 162554 016326 012701 000100 016332 056701 162622 016336 020100 016340 001401 016342 104000	4\$:	CLRDCK MOV MOV BIS CMP BEQ HLT	CLEAR ALL REGISTERS GET RSCS2 SETUP CORRECT ANS IS CS2 CORRECT? YES MXF SHOULD HAVE CLEARED IN RSCS2 WITH THE "CLR" BIT BEING SET IN RSCS2.

ZZ-CERSD-C RHTC-R504 MAINTENANCE MODE DIAGNOSTIC MACY (30H,1052) 23-JAN 78 13 38 PHUE .c.  
 CERSD.F11 23 JAN 78 13 38 "STS" :INVALID ADDRESS ERROR IAE "ES"

TEG D081

\*\*\*\*\*  
 TEST 57 :INVALID ADDRESS ERROR IAE "TEST"  
 \*\*\*\*\*

C16344 104400

\*ST57: SCOPE

:MODULE TESTED M7754, M7770  
 :FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK  
 :ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN  
 :THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO  
 :RSCSI WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE  
 :DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE  
 :CONTROL REGISTER (RSCS1).

016346	042767	000040	162612	BIC	#BITS5,ONCEE	CLEAR CLK CNT FLAG
016354	012702	004000		MOV	#4000,R2	LOAD R2 WITH INVALID ADDR
016360	012767	016366	162422	MOV	#45,LAD	LOOP TO HERE ON ERROR
016366	104416			MROMD		PUT DRIVE IN MAINT MODE
016370	104420			MRCK		CHECK MAINT REG
016372	022701			22701		
016374	104424			MRINT		
016376	032767	000004	162562	BIT	#BIT2,ONCEE	INIT MAINT MODE (CLEAR MRSP) LOOPING ON ERRORS)
016404	001002			BNE	1\$	YES
016406	006102			ROL	R2	GET INVALID ADDRESS
016410	103454			BCS	IADONE	DONE FLOATING A ONE YET?
016412	010277	162472		MOV	R2,RSDA	LOAD RSDA WITH INVALID ADDRESS
016416	012777	000071	162454	MOV	#71,RSCS1	DO A READ TO INVALID ADDR
016424	022777	002000	162462	CMP	#2000,RSER	IS RSER CORRECT?
016432	001404			BEQ	2\$	YES
016434	052767	000004	162524	BIS	#BIT2,ONCEE	SET ERROR BIT
016442	104044			HLT	!DS!DA	RSER SHOULD=2000 FOR A READ COMMAND WAS GIVEN TO AN ILLEGAL ADDRESS
016444	042767	000004	162514	2\$:	BIC	CLEAR ERROR FLAG
016452	022777	150600	162432	CMP	#150600,RSDS	DID IAE SET?
016460	001404			BEQ	3\$	YES
016462	052767	000004	162476	BIS	#BIT2,ONCEE	SET ERROR BIT
016470	104044			HLT	!DS!DA	RSDS SHOULD=150600 FOR IAE SHOULD BE SET IN RSER
016472	042767	000004	162466	3\$:	BIC	CLEAR ERROR FLAG
016500	032777	100000	162372	BIT	#BIT15,RSCS1	DID SC SET?
016506	001004			BNE	5\$	YES
016510	052767	000004	162450	BIS	#BIT2,ONCEE	SET ERROR BIT
016516	104044			HLT	!DA!DS	SC SHOULD BE SET IN RSCS1 FOR IAE SHOULD BE SET IN RSER
016520	042767	000004	162440	5\$:	BIC	CLEAR ERROR BIT
016526	104414			CLRCX	#BIT2,ONCEE	CLEAR ALL ERRORS
016530	005777	162360		TST	RSER	DID IAE CLEAR?
016534	001401			BEQ	:+4	YES
016536	104040			HLT	:DS	IAE DID NOT CLEAR
016540	000712			BR	4\$	CONTINUE
IADONE:						
DONE						

22-CERSD-C  
CERSDC.F11 5470-R504 MAINTENANCE MODE DIAGNOSTIC MAC 1130A(1052) 23-JAN-78 13:38 PAGE 122  
23-JAN-78 13:38 TST60 OPERATION INCOMPLETE ERROR TEST

SEG CCB2

```
*****  
TEST 60 OPERATION INCOMPLETE ERROR TEST  
*****
```

016542 104400

TST60: SCOPE

```
: MODULE TESTED M7770  
: PUT THE DISK IN MAINTENANCE MODE AND START A READ COMMAND  
: THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE  
: ROTATION OF THE DISK SURFACE. THE THIRD INDEX PULSE SHOULD  
: CAUSE OPERATION IN COMPLETE "OPI" TO APPEAR IN THE DRIVE ERROR  
: REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER RSOS
```

016544 104414			MROPI: CLRDK	: CLEAR ALL DRIVE REGISTERS
016546 013777	027516	162332	MOV #OUTBUF,RSBA	: SETUP RSBA
016554 012777	177777	162322	MOV #-1,RSWC	: SETUP RSWC
016562 104430			MRIND	: SEND INDEX PULSE TO MR REG
016564 104420			MRCK	: CHECK MAINT REG
016566 022701			22701	: TO EQUAL 22701
016570 104424			MRINT	: INIT MAINT MODE (CLEAR MRSP)
016572 012777	000071	162300	MOV #71,RSOS1	: LOAD A READ COMMAND
016600 104430			MRIND	: ISSUE THREE INDEX
016602 104430			MRIND	: PULSES TO
016604 104430			MRIND	: CAUSE OPI
; NOW CHECK FOR CORRECT ERRORS IN RSER AND RSOS				
016606 017700	162302		MOV RSER,BAD	: GET RSER
016612 012701	020000		MOV #20000,GOOD	: GET CORRECT ANS
016616 020100			CMP GOOD,BAD	: DID OPI SET IN RSER?
016620 001434			BEQ 1\$	: YES
016622 104402	016626		TYPE ..+2	: ASCIZ <15><12>"OPI IN RSER SHOULD SET-3 INDEX PULSES W
016710 104000			HLT	: RSER=BAD GOOD=CORRECT ANS
016712 032777	150600	162172	1\$: CMP #150600,RSOS	: DID CORRECT ERRORS SET?
016720 001401			BEQ 2\$	: YES
016722 104040			HLT !DS	: RSOS SHOULD=150600 BECAUSE
016724 022777	144270	162146	2\$: CMP #144270,RSOS1	: OF OPI ERROR IN RSER
016732 001401			BEQ MROPIA	: DID SC AND TRE SET IN RSOS1
016734 104050			HLT !DS!WC	: YES
016736 104414			MROPIA: CLRDK	: SC AND TRE SHOULD SET IN RSOS1
016740 005777	162150		TST RSER	: BECAUSE OF ERROR IN RSER
016744 001437			BEQ 1\$	: CLEAR ALL ERRORS
016746 104402	016752		TYPE ..+2	: DID OPI CLEAR IN RSER
017042 104040			HLT !DS	: YES
017044 022777	010600	162040	1\$: CMP #10600,RSOS	: RSER SHOULD=0
017052 001401			BEQ ..+4	: DID ERROR BITS CLEAR IN RSOS
017054 104040			HLT !DS	: BY SETTING CLR BIT IN RSOS2
				: YES
				: RSOS SHOULD=10600

22-CERSC-D RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 123  
CEREDO.FII 23-JAN-78 13:36 TST61 PARITY ERROR TEST

SEG C0B3

\*\*\*\*\*  
TEST 61 PARITY ERROR TEST  
\*\*\*\*\*

017056 104400

TST61: SCOPE

:MODULES TESTED: M7754, M7770  
:SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN  
:THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN PSAS  
:AND 'SC' TO SET IN RSCS1.

017060	104414			MRPAR:	CLRDK	#BITS,ONCEE	CLEAR ALL REGISTERS
017062	042767	00004C	162076		BIC		CLEAR CLK CNT FLAG
017070	104430				MRIND		SEND INDEX PULSE TO MR REG
017072	104420				MRCK		CHECK MAINT TO
017074	022701				22701		EQUAL 22701
017076	104424				MRINT		INIT MAINT MODE (CLEAR I SP)
017100	052777	000020	161774		BIS	#BIT4,0RSCS2	SET THE "PAT" BIT.
017106	012777	000077	161774		MOV	#77,0RSDA	BY WRITING INTO THIS REGISTER,
017114	022777	000010	161772		CMP	#10,0RSER	PAR SHOULD SET IN RSER
017122	001401				BEQ	+4	DID PAR SET?
017124	104040				HLT	:DS	YES
017126	022777	104200	161744		CMP	#104200,0RSCS1	"PAR" IN RSER SHOULD BE SET FOR
017134	001401				BEQ	+4	THE "PAT" BIT WAS SET IN RSCS2
017136	104044				HLT	:DS:DA	WHEN PROGRAM TRIED TO WRITE INTO RSCA
017140	022777	000077	161742		CMP	#77,0RSDA	DID PAR CAUSE SC TO SET?
017146	001401				BEQ	+4	YES
017150	104004				HLT	:DA	SC SHOULD BE SET IN RSCS1 FOR
017152	104414			CLRDK			PAR SHOULD BE SET IN RSER
017154	022777	004200	161716	CMP	#4200,0PSCS1	DID RSDA GET LOADED?	
017162	001401			BEQ	+4	YES	
017164	104044			HLT	:DS:DA	RSDA SHOULD=77 FOR PAT	
017166	005777	161722		TST	0RSER	BIT WAS SET WHEN PROGRAM	
017172	001401			BEQ	+4	TRIED TO WRITE INTO RSDA	
017174	104044			HLT	:DS:DA	CLEAR ALL ERRORS	
							DID ERRORS CLEAR?
							YES
							SC DID NOT CLEAR BY USING
							THE "CLR" BIT IN RSCS2
							DID PAR CLEAR?
							YES
							PAR DID NOT CLEAR BY USING
							THE CLR BIT IN RSCS2

22-CERSD-C R470-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE .24  
CERSD.FII 23-JAN-78 13:36 \*ST62 MAINTENANCE MODE INTERRUPT TEST

```
*****  
TEST 62 MAINTENANCE MODE INTERRUPT TEST  
*****  
*ST62: SCOPE
```

C17176 104400

```
:MODULE TESTED M7771  
:IN THIS TEST THE INTERRUPT ENABLE BIT IS SET (I.E.)  
:A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMR"  
:ERROR IS CREATED WHILE THE FIRST SECTOR IS BEING WRITTEN  
:THIS SHOULD CAUSE THE DRIVE TO INTERRUPT AFTER THE FIRST  
:SECTOR IS WRITTEN AND THE TRANSFER TO TERMINATE.
```

017200 012767 000002 161736	MREX:	MOV #2,FLAG2	
017206 104414	CLRDK		CLEAR DRIVE REGISTERS
017210 012737 000200 177776	MOV #200,0@PS		SETUP FOR INTERRUPT
017216 012706 000500	MOV #500,SP		
017222 052767 000040 161736	BIS #BITS,ONCEE		SET TYPE CLOCK COUNT FLAG
017230 042767 000600 161730	BIC #600,ONCEE		CLEAR FLAG BITS
017236 104430	MRIND		SEND INDEX PULSE TO MR REG
017240 104420	MRCK		CHECK MR REG
017242 022701	22701		TO EQUAL 22701
017244 104424	MRINT		INIT MAINT MODE (CLEAR MRSP BY SENDING 2 CLOCK PULSES)

```
:FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR)  
:DATA BUFFER WORDS ARE : A WORD OF ALL 0'S - ALL 1'S  
: FLOWING 1'S PATTERN (16 WORDS)  
: A PATTERN OF 146314 (110 WORDS)  
:  
017246 012702 026716
 MOV $INBUF,R2 |  | GET LOCATION OF OUTBUF || 017252 005022 | CLR (R2)+ |  | CLEAR 1ST LOCATION |
| 017254 012722 177777 | MOV #-1,(R2)+ |  | 2ND WORD OF ALL ONES |
| 017260 005003 | CLR R3 |  | CLEAR WORK LOC TO GENERATE |
| 017262 000261 | SEC |  | A PATTERN OF FLOWING ONES |
| 017264 006103 | 1$: ROL R3 |  | GET PATTERN |
| 017266 103402 | BCS 2$ |  | DONE GET OUT |
| 017270 010322 | MOV R3,(R2)+ |  | FILL BUFFER |
| 017272 000774 | BR 1$ |  | CONT |
| 017274 012703 000156 | 2$: MOV $110,R3 |  | FILL REMAINING PORTION OF |
| 017300 012704 146314 | MOV $146314,R4 |  | BUFFER WITH A PATTERN OF 146314 |
| 017304 010422 | 3$: MOV R4,(R2)+ |  | LOAD BUFFER |
| 017306 005303 | DEC R3 |  | DONE YET? |
| 017310 001375 | BNE 3$ |  | NO |

```

017312 012777 020120 161610	SETUP CONTROLLER TO TRANSFER 256 WORDS OF DATA (2 SECTORS)	
017320 012777 000340 161604	MOV \$INTMR,DR\$VEC	SETUP INTERRUPT VECTOR
017326 012777 026716 161552	MOV \$340,DR\$VCPS	
017334 012777 177400 161542	MOV \$INBUF,DR\$BA	LOAD BUS ADDR REG
017342 012777 000161 161530	MOV \$177400,DR\$WC	LOAD WORD COUNT REG
C17350 104446	MOV \$161,DR\$CSI	LOAD WRITE COMMAND I/E
	GETSP	CLOCK ROUTINE TO GET SECTOR PULSE
		TO CLEAR OUT COUNTERS AND REGISTERS
		THAT OTHERWISE COULD NOT BE CLEARED.
		COULD NOT SET SECTOR PULSE (0.
		CLOCK MR REG SP = 1

C17352 104220	HLT	!MP	
C17354 104450	SPASS		

22-CERSC-C RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 125  
JERSOC.P1: 23-JAN-78 13:36 \*ST62 MAINTENANCE MODE INTERRUPT TEST

SES COOS

:ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

017356	104430		MRIND		
C17360	104420		MRCK		:CHECK MR REG TO EQUAL
017362	020501		20501		:20501 FOR A
017364	104000		HLT		:WRITE COMD

:STEP THRU RESYNC PERIOD

017366	012767	001000	161606	MOV	#512., REPT	
017374	052767	000040	161564	BIS	#B175,ONCE	:TYPE OUT CLOCK COUNT IF ERROR OCCURS
017402	104422			MREX1:	MRCLK	CLOCK MR REG
017404	104420				MRCK	CHECK FOR
017406	070501				70501	CORRECT DATA
017410	104000				HLT	MR = BAD GOOD = CORRECT DATA
017412	104422				MRCLK	CLOCK MR REG
017414	104420				MRCK	CHECK FOR
017416	020501				20501	CORRECT DATA
017420	104000				HLT	ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
017422	005367	161554		DEC	REPT	:FINISH LOOPING
017426	001365			BNE	MREX1	:THROUGH RESYNC PERIOD

:ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE  
:SP=0 EQUALS SECTOR PULSE

C17430	104422			MRCLK		:CLOCK MR REG
017432	104420			MRCK		:MR SHOULD
017434	070101			70101		EQUAL 70101
017436	104000			HLT		MR=BAD GOOD=CORRECT ANS
017440	104422			MRCLK		CLOCK MR REG
017442	104420			MRCK		CHECK MR
017444	020101			20101		TO EQUAL 20101
017446	104000			HLT		MR=BAD GOOD=CORRECT ANS

:PERFORM 63 DOUBLE MAINT CLOCK OPERATIONS--WRITING PREAMBLE

017450	012767	000077	161524	MOV	#63., REPT	
017456	104422			MREX2:	MRCLK	:CLOCK MR REG
017460	104420				MRCK	:CHECK MR REG
017462	071501				71501	TO EQUAL 71501
017464	104000				HLT	MR=BAD GOOD=CORRECT ANS
017466	104422				MRCLK	CLOCK MR REG
017470	104420				MRCK	CHECK MR REG
017472	021501				21501	TO EQUAL 21501
017474	104000				HLT	MR=BAD GOOD=CORRECT ANS
017476	005367	161500		DEC	REPT	DONE YET
017502	001365			BNE	MREX2	:END LOOP

PHTO-R504 MAINTENANCE MODE DIAGNOSTIC MACYII 30A(1052) 23-JAN-78 13:38 PAGE 126  
 23 JAN 78 13:36 \*STEP MAINTENANCE MODE INTERRUPT TEST

:DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN

017504	104422	MRCLK	:CLOCK MR REG
017506	104420	MRCK	:CHECK MR REG
017510	171501	171501	:TO EQUAL 171501
017512	104000	HLT	:MR REG=BAD GOOD=CORRECT ANS
017514	104422	MRCLK	:CLOCK MR REG
017516	104420	MRCK	:MR REG SHOULD
017520	025501	25501	:EQUAL 25501
017522	104000	HLT	:MR REG=BAD GOOD=CORRECT ANS
017524	104422	MRCLK	
017526	104420	MRCK	
017530	175501	175501	
017532	104000	HLT	

:PERFORM NEXT STEP 3 TIMES TO FINISH WRITTING PREAMBLE

017534	012767	000003	161440	MOV #3,REPT	:CLOCK MR REG
017542	104422	MREX3:	MRCLK	:CHECK MR REG	
017544	104420	MRCK	:TO EQUAL 25501		
017546	025501	25501	:MR=BAD GOOD=CORRECT ANS		
017550	104000	HLT	:CLOCK MR REG		
017552	104422	MRCLK	:CHECK MR REG		
017554	104420	MRCK	:TO EQUAL 175501		
017556	175501	175501	:MR REG=BAD GOOD=CORRECT ANS		
017560	104000	HLT	DONE YES?		
017562	005367	161414	DEC REPT	:NO LOOP BACK	
017566	001365	BNE MREX3			

:MOVE DATA WORD INTO R504 SHIFT REGISTER

017570	104422	MRCLK	:CLOCK MR REG
017572	104420	MRCK	:CHECK MR REG
017574	027501	27501	:TO EQUAL 27501
017576	104000	HLT	:MR=BAD GOOD=CORRECT ANS
017600	104422	MRCLK	:CLOCK MR REG
017602	104420	MRCK	:MR REG SHOULD
017604	123501	123501	:EQUAL 123501
017606	104000	HLT	:MR=BAD GOOD=CORRECT ANS

:ENCODE SYNC 1

017610	104422	MRCLK	:CLOCK MR REG	
017612	104420	MRCK	:MR REG SHOULD NOW	
017614	073501	73501	:EQUAL 73501	
017616	104000	HLT	:MR=BAD GOOD=CORRECT ANS	
017620	012705	026716	MOV #INBUF,RS	:GET STARTING ADDR FOR DATA BUFFER
017624	011504		MOV (RS),P4	:GET DATA

22-CERSD-C RH70-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 127  
 CERSDC.P11 23-JAN-78 13:36 TSTE62 MAINTENANCE MODE INTERRUPT TEST

E 0087

017626	012767	002167	161360	MOV	#1.43.,WORK	:DOING A 1 SECTOR TRANSFER 127 WORDS 18 BITS PER WORD-CLOCK LOOPS TAKE CARE OF 2 BITS AT A TIME 127 TIMES 9 EQUALS 1143 LOOPS TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY)
017634	042767	000200	161324	BIC	#BIT7,ONCEE	CLEAR LAST WORD FLAG
017642	052767	000100	161316	BIS	#BIT 6.ONCEE	SET 1ST TRANSFER WORD FLAG
017650	104432			1\$: XBIT		GET 2 BITS OF DATA
017652	104434			CLKD1		SEND FIRST CLOCK PULSE AND CALCULATE MR REG
017654	104000			HLT		FOR CORRECT DATA (MWDT+MWDB) MR REG NOT CORRECT
017656	104436			CLKD2		SEND 2ND CLOCK PULSE TO COMPLETE TRANSFER OF 2 BITS CALCULATE CORRECT ANS FOR MR REG (MWDT+MWDB) MR=BAD GOOD=CORRECT ANS
017660	104000			HLT		ON LAST WORD YET
017662	032767	000200	161276	BIT	#BIT7,ONCEE	YES
017670	001015			BNE	2\$	ON CRC WORD YET?
017672	032767	000400	161266	BIT	#BIT8,ONCEE	YES
017700	001043			BNE	3\$	DONE WITH 127 WORDS
017702	005367	161306		DEC	WORK	NC
017706	001360			BNE	1\$	
017710	052767	000200	161250	BIS	#BIT7,ONCEE	SET LAST WORD FLAG
017716	012767	000012	161270	MOV	#10.,WORK	SET UP TO TRANSFER LAST WORD
017724	005367	161264		DEC	WORK	DONE YET
017730	001347			BNE	1\$	
017732	052767	000400	161226	BIS	#BIT8,ONCEE	SET TRANSFERRING CRC WORD
017740	042767	000200	161220	BIC	#BIT7,ONCEE	CLEAR LAST WORD FLAG
;GENERATE RMR ERROR BY ATTEMPTING TO WRITE RSER ;EXC SHOULD THEN BE ASSERTED						
017746	012777	177777	161140	MOV	#-1,RSER	
017754	004767	003572		JSR	PC,GENCRC	GENERATE CRC WORD AND LEAVE IN "WORK"
017760	012702	026716		MOV	#INBUF,R2	GO TO END
017764	062702	000400		ADD	#400,R2	OF DATA BUFFER
017770	016712	161220		MOV	WORK,DR2	LOAD CRC WORD
017774	010205			MOV	R2,RS	RESET POINTER FOR
017776	162705	000002		SUB	#2,RS	RS FOR CRC WD
020002	012767	000012	161204	MOV	#10.,WORK	SETUP TO XFER CRC
020010	005367	161200		DEC	WORK	DONE YET?
020014	001315			BNE	1\$	NO

RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 128  
 FERSDD P.. 23-JAN-78 13:36 ST62 MAINTENANCE MODE INTERRUPT TEST

SEQ 0088

;EBL SHOULD NOW ASSERT AND CRC BE WRITTEN

020016	104422		MRCLK	:CLOCK MR REG TO STEP THROUGH DEAD BAND AREA
C20020	104420		MRCK	:CHECK MR REG
020022	153501		153501	:TO EQUAL 103501
020024	104000		HLT	:MR REG=BAD GOOD=CORRECT ANS

;LOOP 6 TIMES

020026	012767	000006	161146	MOV #6, REPT	:CLOCK MR REG
020034	104422		4\$: MRCLK	:CHECK MR REG	
020036	104420		MRCK	:TO EQUAL 53501	
020040	003501		3501	:MR=BAD GOOD=CORRECT ANS	
020042	104000		HLT	:CLOCK MR REG	
020044	104422		MRCLK	:CHECK MR REG	
020046	104420		MRCK	:TO EQUAL 103501	
020050	153501		153501	:MR=BAD GOOD=CORRECT ANS	
020052	104000		HLT	:DONE LOOPING YET?	
020054	005367	161122	DEC REPT	:NO	
020060	001365		BNE 4\$		

;FINISH UP

020062	104422		MRCLK	:CLOCK MR REG
020064	104420		MRCK	:CHECK MR REG
020066	003501		3501	:TO EQUAL 3501
020070	104000		HLT	:MR REG=BAD GOOD=CORRECT ANS
020072	104422		MRCLK	:CLOCK MR REG
020074	104420		MRCK	:CHECK MR REG
020076	151501		151501	:TO EQUAL 151501
020100	104000		HLT	:MR=BAD GOOD=CORRECT ANS

;TRANSFER SHOULD NOW BE COMPLETE

020102	104422		MRCLK	:CLOCK MR REG
020104	104420		MRCK	:CHECK MRE REG
020106	002701		2701	:TO EQUAL 2701
020110	104000		HLT	:MR=BAD GOOD=CORRECT ANS
020112	000240		NOP	:STALL FOR TIME
020114	104050		HLT	:SHOULD NEVER GET HERE
020116	000424		BR INTMR1	:BECAUSE DRIVE SHOULD HAVE INTERRUPTED

;NOW TEST CONTROLLER

020120	022777	144260	160752	INTMR: CMP #144260, JRSCSI	:IS CS1 CORRECT?
020126	001401			BEQ +4	:YES
020130	104014			HLT :DA!WC	:YES
020132	022777	177610	160744	5\$: CMP #177610, JRSWC	:IS WC REG CORRECT?
020140	001401			BEQ +4	:YES
020142	104010			HLT :WC	:WC SHOULD BE = TO 177610
020144	022777	000004	160742	CMP #4, JRSER	:DID RMR SET IN RSER
020152	001401			BEQ +4	:YES
020154	104050			HLT :DS!WC	:RSER SHOULD = 4
020156	022777	000001	160724	CMP #1, JRSDA	:DOES RSDA=1
020164	001401			BEQ +4	:YES
020166	104004			HLT :DA	:RSDA SHOULD=1
020170	000240			INTMR1: NOP	:DONE

020172 104400

```
***** TEST 63 ***** DISK ADDRESS OVERFLOW TEST *****
***** TST63: SCOPE *****

; MODULES TESTED: M7754, M7771, M7770
; SET UP TO TRANSFER 2 SECTORS TO THE DISK STARTING AT TRACK 77 SECTOR 77
; TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER
; (LBT) BIT TO SET IN THE RSOS REGISTER.

020174 104414
020176 012706 00050C
020202 104430
020204 104420
020206 022701
020210 104424
020212 012777 007777 160670
020220 012777 177400 160656
020226 012777 027516 160652
020234 012705 027516
020240 012767 000400 160734
020246 012725 177777
020252 005367 160724
020256 001373
020260 012777 000061 160612
020266 104430
020270 012767 000003 160704
020276 012704 160000
020302 012702 000011
020306 012703 000001
020312 010277 160606
020316 010377 160602
020322 005304
020324 001372
020326 005367 160650
020332 001361

MRAOE: CLRDK
        MOV    #500, SP
        MRIND
        MRCK
        22701
        MRINT

; SETUP BUFFER WITH ALL ONES
        MOV    #OUTBUF, RS
        MOV    #400, REPT
        1$:   MOV    #1, (RS)+
        DEC
        REPT
        BNE   1$ 

; SUPPLY CLOCKS TO STEP THROUGH A TRACK
        MOV    #3, REPT
        MOV    #57344, R4
        MOV    #1, R2
        5$:   MOV    #1, R3
        DEC
        REPT
        BNE   5$ 

; CAUSE "LBT IN RSOS TO SET"
        MRCLK
        DSCK
        12400
        HLT

; MODULES TESTED: M7754, M7771, M7770
; SET UP TO TRANSFER 2 SECTORS TO THE DISK STARTING AT TRACK 77 SECTOR 77
; TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER
; (LBT) BIT TO SET IN THE RSOS REGISTER.

; CLEAR ALL REGISTERS
; SETUP STACK POINTER
; SEND INDEX PULSE TO MR REG
; CHECK MAINT REG
; TO EQUAL 22701
; INITIALIZE MAINT REG BY ENDING
; 2 CLOCK PULSES (CLEAR MRSP)
; SETUP DISK ADDRESS
; SETUP FOR A 2 SECTOR TRANSFER
; GET OUTPUT BUFFER

; GET STARTING ADDRESS OF OUTBUF
; LOAD 2 SECTORS
; WITH WORDS
; OF ALL ONES

; LOAD WRITE COMMAND
; SET INDEX PULSE

; SETUP FOR FAST CLOCK PULSES 172032 CLOCKS
; (3 X 57344 = 172032)
```

;ASSERT MAINTENANCE INDEX PULSE TO RESET DRIVE  
 ;FOR THE SECOND REVOLUTION

020344 104430	020346 005067	160622	MRIND CLR MRCK 2501 HLT	MCCNT	:ASSERT MAINT INDEX PULSE :CLEAR THE CLOCK COUNTER :CHECK MR REG :TO EQUAL 2501. SHOULD STILL BE WRITING
---------------	---------------	--------	-------------------------------------	-------	---

020360 012767	001000	160614	;SUPPLY ENOUGH CLOCKS TO STEP THROUGH THE R504 RESYNC PERIOD 4\$: MOV #512.,REPT		:CLOCK COUNT TO STEP THRU RESYNC
020366 104422			4S: MRCLK		:2ND REVOLUTION
020370 104420			MRCK		:CHECK MR
020372 052501			S2501		:TO EQUAL 52501
020374 104000			HLT		:MR=BAD GOOD=CORRECT ANS
020376 104422			MRCLK		:CLOCK MR REG
020400 104420			MRCK		:CHECK MR
020402 002501			2501		:REG TO
020404 104000			HLT		:EQUAL 2501
020406 005367	160570		DEC	REPT	:LOOP TILL DONE
020412 001365			BNE	4\$	

;SUPPLY 2 CLOCKS TO CAUSE THE SECTOR PULSE TO APPEAR IN  
 ;THE MR REGISTER AND THE "AOE" ERROR TO APPEAR IN  
 ;THE RSER REGISTER

020414 104422			AOECK:	MRCLK	:CAUSE SECTOR PULSE AND AOE ERROR
020416 104422				MRCLK	:CHECK FOR SECTOR PULSE
020420 104420				MRCK	:IN RSMR
020422 022301				22301	:MR=BAD GOOD=CORRECT ANS
020424 104000				HLT	:DID AOE SET IN RSER?
020426 022777	001000	160460	CMP	#1000,RSER	:AOE SHOULD BE SET IN RSER
020434 001401			BEQ	1\$	:RSER SHOULD EQUAL 1000
020436 104040			HLT	!DS	:IS RSDS CORRECT
020440 022777	152600	160444	1\$:	CMP #152600,RSRDS	:YES
020446 001401			BEQ	2\$	:ERR & ATA SHOULD BE SET IN RSDS
020450 104040			HLT	!DS	:BECAUSE OF AOE ERROR IN RSER
020452 104414			2\$:	CLRDCK	:CLEAR ERROR
020454 005777	160434		TST	RSER	:DID ERROR CLEAR?
020460 001401			BEQ	3\$	:YES
020462 104040			HLT	!DS	:AOE DID NOT CLEAR BY SETTING CLR IN RSCS2
020464 022777	010600	160420	3\$:	CMP #10600,RSDS	:DID ERRORS CLEAR
020472 001401			BEQ	+4	:YES
020474 104040			HLT	!DS	:ERR AND ATA & LBT SHOULD ALL BE CLEARED
					:FOR CLR WAS SET IN RSCS2

MAINTENANCE MODE VERIFY TEST  
 ----DANGER---THIS TEST DESTROYS DATA ON DISKS--DANGER  
 THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH  
 REGISTER" FOR IT WILL ACTUALLY WRITE DATA INTO THE DISK. IT  
 WILL WRITE ONE TRACK OF ALL ONES. THE PROGRAM THEN GOES BACK  
 TO THE MAINT WRITE TEST AND WRITES ONE SECTOR OF DATA (ZERO'S, ONES, FLOATING  
 ONES AND FILLS THE REMAINDER OF SECTOR WITH A PATTERN OF 146314)  
 THE DRIVE IS THEN TAKEN OUT OF  
 "MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK  
 SHOULD CONTAIN ALL ONES.

\*\*\*\*\*  
 TEST 64 MAINTENANCE MODE VERIFY TEST  
 \*\*\*\*\*

020476 104400

TST64: SCOPE

;MODULE TESTED G182

020500	032767	004000	157062	MRVR:	BIT	#BIT11,SWR	DO THIS TEST?
020506	001002				BNE	3\$	YES
020510	000137	021224			JMP	JWINFTST	NO
020514	005067	160424		3\$:	CLR	FLAG2	SET VERIFY TEST FLAG
020520	104414				CLRDK		CLEAR ALL DRIVES
020522	012767	177777	160500		MOV	#177777,WORKS	STALL TO
020530	005367	160474		4\$:	DEC	WORKS	RESYNC DRIVE
020534	001375				BNE	4\$	TIMING LOGIC
020536	042767	000040	160422		BIC	#BITS ONCE	CLEAR CLK CNT
020544	012777	160000	160332		MOV	#-20000, JRSCWC	WRITE ONE TRACK - 8K WDS
020552	012767	177777	006136		MOV	#177777, INBUF	WRITE A PATTERN 12525
020560	052777	000010	160314		BIS	#BIT3, JRSCS2	SET BAI BIT
020566	012777	026716	160312		MOV	#INBUF, JRSBQ	SET DATA WD
020574	012767	177777	160400		MOV	#177777, REPT	SETUP WAIT LOOP
020602	012777	000061	160270	1\$:	MOV	#61, JRSCS1	GO WRITE
020610	105777	160264			TSTB	JRSCS1	DONE YET?
020614	100404				BMI	2\$	YES
020616	005367	160360			DEC	REPT	DECREMENT COUNTER WAITING
020622	001372				BNE	1\$	FOR READY
020624	104000				HLT		READY NEVER CAME UP
020626	005777	160246		2\$:	TST	JRSCS1	ANY ERRORS?
020632	100002				BPL	MRVR1	NO
020634	104050				HLT	:DS!WC	STOP HERE TILL THIS PROBLEM IS FIXED TRY DZRSB DIAG
020636	000433				BR	TBDIA	;TYPE MESSAGE

ERSON . C: JAN 78 A: 36

PROMPT: MAINTENANCE MODE TESTS: THE 30A 10E? TEST

020640	104414		MR.R1:	CLRDK		CLEAR ALL REGISTERS
020642	012777	160000	160234	MOV	\$20000, JR5WC	SETUP WC
020650	052777	000010	160224	BIS	\$BIT3, JR5CS2	SET BAI
020656	012777	026716	160222	MOV	\$INBUF, JR5BA	SETUP RSBA
020662	012767	177777	160310	MOV	\$177777, REPT	SETUP WAIT LOOP
020672	012777	000051	160200	TSTB	\$PSLCS1	DO A WRITE CHECK TO VERIFY DISK
020700	105777	160174		BMI	28	TEST
020704	100404			DEC	REPT	FOR READY TO COME BACK
020706	005367	160270		BNE	15	WAIT
020712	001372			HLT		READY NEVER CAME BACK
020714	104000			TST		ANY ERRORS?
020716	005777	160156		BPL		NO
020722	100032			HLT		STOP HERE WC FAILED
020724	104050					GO TO DZRSB DIAG
						BEFORE TRYING TO DEBUG : LIS TEST
020726						TBCIA:
020726	104402	020732		MRVR1:	TYPE	+2
021010	000137	011552		MRVRR:	JMP	30MRWRT
						; ASCIZ <15><12>"FAILED VERIFY TEST --- RUN DZRSB DIAGNO
						; GO WRITE IN MAINTENANCE MODE
						; NOW CHECK TO SEE IF DRIVE WAS WRITTEN ON IN MAINTENANCE MODE
021014	104414			MRVR2:	CLRDK	
021016	012767	177777	160170	MOV	\$177777, WORK	CLEAR ALL REGISTERS
021024	005367	160164		35:	DEC	STALL - TO RESPONSE
021030	001375			BNE	35	INDEX PULSE
021032	012777	160000	160044	MOV	\$-20000, JR5WC	ON DRIVE
021040	052777	000010	160034	BIS	\$BAI, JR5CS2	SETUP WC FOR 1 TRACK
021046	012777	026716	160032	MOV	\$INBUF, JR5BA	SET BAI
021054	012767	177777	005634	MOV	\$177777, INBUF	SETUP RSBA
021062	012777	000051	160010	MOV	\$51, JR5CS1	SETUP FOR COMPARE
021070	105777	160004		TSTB	JR5CS1	DO A WRITE CHECK
021074	100375			BPL	15	TEST FOR
021076	032777	040000	157776	BIT		READY TO COME BACK
021104	001442			BEQ		DID WCE SET?
021106	104402	021112		TYPE	+2	NO
021206	104040			HLT	1DS	.ASCIZ <15><12> "WRITE AMPLIFIER DID NOT GET DISABLED B
021210	000404			BR	48	:GET OUT
021212	005777	157662		TST	JR5CS1	ANY ERRORS?
021216	100001			BPL	48	NO
021220	104040			HLT	1DS	SHOULD NOT BE ANY ERRORS
021222	000240					TRY THE DZRSB DIAGNOSTIC
021224	000137	002212		INFST:	JMP	30TRYNA
						; GET NEXT DRIVE

REF ID: A652  
 ERICSSON 23-JAN-78 13:36 RHCO-RSON MAINTENANCE MODE DIAGNOSTIC  
 SOURCE - MACYII 30A(1052) 23-JAN-78 13:38 PAGE 133

SEG 0093

## .SBTTL SOURCE - BELL AND SCOPE ROUTINE

021230	104400	000001	157546	DONE:	SCOPE ADD PCNT	TERMINATING SCOPE FOR LOOPING ADD 1 TO THE PASS COUNT
021232	062767	000001	157540		PCNT	MAKE IT DOUBLE PREC.
021240	005567	157540			BIT SSW10.J05WR	RING THE BELL?
021244	032737	002000	177570		BNE 4S	NO!
021252	001004				TYPE .+2	.ASCIZ < BELL > (177)
021254	104402	021260		4S:	MOV J042 RD	GET MONITOR ADDRESS
021264	013700	000042			BEO SEND1	IF NONE
021270	001405				RESET	
021272	000005				SENDAD: JSR 7,(0)	GO TO MONITOR
021274	004710				240,240,240	SAVE ROOM FOR ACT11
021276	000240	000240	000240		SEND1: JMP MULSYS	RETURN
021304	000167	000002				
021310	000000				.TBIT: 0	; T BIT FLAG
						; MULTI DRIVE SYSTEM?
021312	104402	021316		MULSYS:	TYPE .+2	.ASCIZ < 15 > (12) "END OF PASS"
021334	005067	157450			CLR LAD	
021340	005067	157434			CLR ICNT	
021344	032767	000020	157614		BIT #BIT4,ONCEE	MULTI DRVIE?
021352	001002				BNE IS	NO
021354	000137	001766		IS:	JMP #MULTII	YES
021360	000137	002416			JMP #NOWGO	TEST ONLY ONE DRIVE
						; ERROR TYPEOUT ROUTINE FOR NO-OP TEST
021364	032767	000004	157574	NOPERR:	BIT #BIT2,ONCEE	WERE WE HERE BEFORE?
021372	001031				BNE IS	YES
021374	052767	000004	157564		BIS #BIT2,ONCEE	SET BEEN HERE BEFORE FLAG
021402	104402	021406			TYPE .+2	.ASCIZ < 15 > (12) "ERROR CAUSED BY NO-OP FUNCTION "
021450	016746	157540			MOV WORK,-(6)	PUT WORK ON STACK
021454	104406			IS:	TYPES RTS PC	TYPE STACK IN OCTAL - SUPRESS
021456	000207					

## D08

EF500001 PHTS-RSD4 MAINTENANCE MODE DIAGNOSTIC MAC:11 30A(1:052) 23-JAN-78 13:38 PAGE 134  
 EF500001 23 JAN 78 13:38 SCENE - BELL AND SCOPE ROUTINE

021460	104402	021474		CHG:	TYPE	REGCHG	: TYPE MESSAGE
021464	016746	157524			MOV	WORK,-'6'	: PUT WORK ON STACK
021470	104406				TYPES		: TYPE STACK IN OCTAL - SUPPRESS
021472	000207				RTS	PC	
021474	044403	047101	042507	REGCHG:	.ASCIZ	"CHANGED WITH NO-OP FUNCTION"	
021502	020104	044527	044124				
021510	047040	026517	050117				
021516	043040	047125	052103				
021524	047511	020116	000				
021531	015	051012	051115	TRMR:	.ASCIZ	'15, 12,"RMR DID NOT SET BY WRITING INTO"	
021536	020040	044504	020104				
021544	047516	020124	042523				
021552	020124	054502	053440				
021560	044522	044524	043516				
021566	044440	052116	020117				
021574	000						
	021576				.EVEN		
021576	104422			.MRINT:	[CLK		: CLOCK THE MAINT REG WITH AN 11 AND A 1
021600	104425				MRCLK		: SAME
021602	000002				RTI		: RETURN
021604	012777	000011	157312	.MRCLK:	MOV	#11, JRSMR	: CLOCK THE
021612	012777	000001	157304		MOV	#1, JRSMR	: MAINT REG
021620	062767	000001	157350		ADD	#1, MCCNT+2	: ADD 1 TO CLOCK COUNT
021626	005567	157342			ADC	MCCNT	: MAKE DOUBLE PRECISION
021632	000002				RTI		
021634	017700	157264		.MRCK:	MOV	JRSMR, BAD	: GET THE CONTENTS OF RSMR
021640	017601	000000			MOV	#(SP), GOOD	: GET THE CORRECT ANSWER
021644	062716	000002			ADD	#2, (SP)	: UPDATE THE RETURN ADDRESS FOR AN ERROR
021650	020100				CMP	GOOD, BAD	: IS THE MR REG CORRECT?
021652	001002				BNE	1\$	: NO EXIT
021654	062716	000002			ADD	#2, (SP)	: UPDATE RETURN ADDRESS TO SKIP THE HLT FOR CORRECT A\$
021660	000002			1\$:	RTI		: RETURN
021662	012777	000021	157234	: SEND INDEX PULSE TO THE MAINTENANCE REGISTER			
021670	012777	000001	157226	.MRIND:	MOV	#21, JRSMR	: SEND INDEX
021676	000002				MOV	#1, JRSMR	: PULSE TO MR REG
021700	017700	157206		.DSCK:	MOV	JRSDS, BAD	: GET THE CONTENTS OF RSDS
021704	017601	000000			MOV	#(SP), GOOD	: GET THE CORRECT ANS
021710	062716	000002			ADD	#2, (SP)	: UPDATE THE RETURN ADDR FOR AN ERROR
021714	020100				CMP	GOOD, BAD	: IS RSDS CORRECT
021716	001002				BNE	1\$	: NO EXIT
021720	062716	000002			ADD	#2, (SP)	: UPDATE RETURN ADDR TO SKIP THE HLT FOR CORRECT A\$
021724	000002			1\$:	RTI		

:GET 2 BITS OF DATA FROM BUFFER  
 :SET NOWOD (ODD DATA BIT NOW BEING WRITTEN) TO A 1 IF DATA TRANSFER BIT IS A 1  
 :CLEAR NOWOD IF DATA BIT IS A 0  
 :SET NOWEV (EVEN DATA BIT NOW BEING WRITTEN) TO A 1 IF DATA TRANSFER BIT IS A 1  
 :CLEAR NOWEV IF DATA BIT IS A 0

021726	032767	000100	157232	.XBIT:	BIT	#BIT6,ONCEE	:1ST 2 BITS OF 1ST WORD?
021734	001427				BEQ	2\$	:NO
021736	012767	000001	157202		MOV	#1,LSTEV	:SET LAST EVEN BIT TRANSFERRED TO A 1
021744	012767	000001	157176		MOV	#1,LSTOD	:SET LAST ODD BIT TRANSFERRED TO A 1 THIS SETS UP THE SYNC 1 BITS AT END OF PREAMBLE FOR THE TOP AND BOTTOM BITS IN THE MR REGISTER
021752	042767	000100	157206	4\$:	BIC	#BIT6,ONCEE	:CLEAR 1ST WORD TRANSFER FLAG
021760	005067	157222			CLR	CLKCNT	:CLEAR CLOCK COUNTER AT START OF EACH WORD
021764	032767	000400	157174		BIT	#BIT8,ONCEE	:CRC WORD BEING WRITTEN?
021772	001042				BNE	1\$	:YES
021774	005067	157154			CLR	NOWOD	:NO LOAD EVEN
022000	005067	157146			CLR	NOWEV	:AND ODD WITH 0 FOR BITS 16 & 17 IN R504 DATA WORDS.
022004	012767	000010	157212	6\$:	MOV	#B,,WORK3	:8 LOOPS FOR REMAINING 16 BITS OF WORD
022012	000002				RTI		
022014	016767	157134	157126	2\$:	MOV	NOWOD,LSTOD	:SAVE LAST 2 BITS TRANSFERRED
022022	016767	157124	157116		MOV	NOWEV,LSTEV	:DONE WITH WORD YET?
022030	005767	157170			TST	WORK3	:NO
022034	001004				BNE	3\$	:UPDATE BUFFER WD
022036	062705	000002			ADD	#2,R5	:GET DATA WD
022042	011504				MOV	(RS),R4	:GET BITS 16 & 17
022044	000745				BR	4\$	:CLEAR PRESENT ODD BIT
022046	005067	157102		3\$:	CLR	NOWOD	:GET NEXT ODD DATA BIT
022052	006104				ROL	R4	:SAVE IT IN ODD BIT
022054	006167	157074			ROL	NOWOD	:CLEAR PRESENT EVEN BIT
022060	005067	157066			CLR	NOWEV	:GET NEXT EVEN BIT
022064	006104				ROL	R4	:SAVE IT IN EVEN BIT
022066	006167	157060			ROL	NOWEV	:KEEP COUNT OF BITS IN THE WORD
022072	005367	157126			DEC	WORK3	:RETURN
022076	000002				RTI		
							:CRC WORD IS BEING WRITTEN BIT 17 & 16 ARE DATA BITS. 0 3 1 ARE ALWAYS 0
022100	005067	157050		1\$:	CLR	NOWOD	:GET BITS 17
022104	006104				ROL	R4	:AND 16
022106	006167	157042			ROL	NOWOD	:FOR CRC WORD
022112	005067	157034			CLR	NOWEV	
022116	006104				ROL	R4	
022120	006167	157026			ROL	NOWEV	
022124	000727				BR	6\$	:CONTINUE

2-ER-S-C  
23-JAN-78 13:36 MACY11 30A(1052) 23-JAN-78 13:38 PAGE 136  
SDONE - BELL AND SCOPE ROUTINE

:CLOCK ROUTINE (1ST OF TWO) WHICH IS USED TO CLOCK TWO BITS OF  
:DATA TO THE DRIVE AT A TIME. THIS ROUTINE ALSO CHECKS THE PREVIOUS  
:BITS THAT HAVE BEEN TRANSFERRED AND CALCULATES WHICH STATE  
:THE MWDT BIT (BIT 14 IN THE MR REG) AND MWDB BIT (BIT 12 IN THE MR REG).

022126	104422		CLKD1: MRCCLK		:CLOCK MR REG WITH AN 11 AND A 1
022130	005003		CLR	R3	:CLEAR WORK LOCATION
022132	005767	157016	TST	NOWOD	:TEST ODD BIT NOW BEING SENT FOR A 1 OR A 0
022136	001005		BNE	TSTEVB	:NOW TEST EVEN DATA BIT ON 1ST CLOCK
022140	005767	157004	1\$: TST	LSTOD	:NOW BIT IS A 1 MWDB IS 0
022144	001002		BNE	TSTEVB	:TEST THE LAST ODD DATA BIT THAT WAS SENT
					:LAST ODD DATA BIT WAS A 1
					:MWDB IS A 0
022146	052703	010000	2\$: BIS	#BIT12,R3	:SET MWDB FOR LATER COMPARISON WITH MR REG
					:NOW TEST FOR EVEN BITS BEING SENT
022152	005767	156774	TSTEVB: TST	NOWEV	:TEST EVEN BIT NOW BEING TRANSFERRED
022156	001005		BNE	1\$	:FOR EITHER A 1 OR A 0
022160	005767	156762	TST	LSTEV	:NOW BIT IS A 1
022164	001002		BNE	1\$	:WAS LAST EVEN DATA BIT A 0?
022166	052703	040000	BIS	#BIT14,R3	:NO LAST EVEN DATA BIT WAS A 1
022172	012701	123501	1\$: MOV	#123501,GOOD	:MWDT SHOULD BE SET
022176	050301		BIS	R3,GOOD	:GET CORRECT ANSWER
022200	004767	001200	JSR	PC,MRCAL	:FOR MR REG
022204	017700	156714	MOV	JR\$MR,BAD	:DETERMINE STATE OF SB 3 LSP BITS
022210	020100		CMP	GOOD,BAD	:GET CONTENTS OF MR REG
022212	001002		BNE	2\$	:IS MR REG CORRECT?
022214	062716	000002	ADD	#2,(SP)	:NO TYPE OUT MR REG
022220	000002		2\$: RTI		:UPDATE RETURN ADDR FOR CORRECT ANSWER
					:RETURN

MACY11 30A(1052) 23-JAN-78 13:38 PAGE 137  
 JERSDC.F.. C 1978 1.3.36 SDONE - BELL AND SCOPE ROUTINE

:SECOND CLOCK ROUTINE WHICH WILL FINISH TRANSFERRING THE TWO DATA BITS  
 :THIS ROUTINE WILL CALCULATE WHAT MWDT AND MWDB SHOULD EQUAL IN THE  
 :MAINTENANCE REGISTER

022222	104422		.CLKD2: MRCLOCK	:CLOCK MR REG
022224	005767	156724	TST NOWOD	:IS THE PRESENT DATA BIT A 1?
022230	001403		BEQ 1\$	:NO IT IS A 0
022232	052703	010000	BIS #BIT12,R3	:SET MWDB FOR BIT BEING SENT IS A :
022236	000402		BR 2\$	
022240	042703	010000	1\$: BIC #BIT12,R3	:CLEAR MWDB FOR PRESENT BIT IS A 0
022244	005767	156702	2\$: TST NOWEV	:IS PRESENT EVEN BIT A 1
022250	001403		BEQ 3\$	:NO IT IS A 0
022252	052703	040000	BIS #BIT14,R3	:IT IS A 1 SET MWDT
022256	000402		BP 4\$	
022260	042703	040000	3\$: BIC #BIT14,R3	:PRESENT BIT IS A 0 CLEAR MWDT
022264	012701	023501	4\$: MOV #23501,GOOD	:GET CORRECT ANSWER
022270	050301		BIS R3,GOOD	:FOR MR REG
022272	004767	001106	JSR PC,MRCAL	:DETERMINE STATE OF SB & LSP BITS
022276	017700	156622	MOV #RSMR,BAD	:GET CONTENTS OF MR REG
022302	020100		CMP GOOD,BAD	:IS MR REG CORRECT?
022304	001002		BNE 5\$	:NO TIMEOUT ERROR
022306	062716	000002	ADD #2,(SP)	:UPDATE RETURN ADDR FOR CORRECT ANSWER
022312	000002		5\$: RTI	:RETURN

:TIMEOUT ROUTINE TO DETERMINE WHICH IC FAILED IN CRC TEST2  
 :AND TO TYPE IT OUT

022314	012767	022424	156672	CRCTYP: MOV #CRCTAB,WORK	:GET STARTING LOC OF IC TABLE
022322	012767	000001	156670	MOV \$1,WORK1	:SETUP TO TEST FIRST CHIP
022330	036767	156664	156634	1\$: BIT WORK1,SAVEE	:WAS IT THIS BIT?
022336	001006			BNE 2\$	:YES TYPE IT
022340	062767	000006	156646	ADD #6,WORK	:NO INDEX TABLE POINTER
022346	006167	156646		ROL WORK1	:SETUP TO TEST NEXT CHIP
022352	000766			BR 1\$	:NOW TEST IT
022354	004777	156634		JSR PC,WORK	:TYPE OUT CHIP
022360	104402	022364		TYPE #2	:ASCIZ " " IN THE CRC REG SHOULD BE SET"
022422	000207			RTS PC	

RHTD-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:30 PAGE 130  
 RERCODE 23-JAN-78 13:36 SDONE - BELL AND SCOPE ROUTINE

SEQ 0098

## : TABLE FOR CRC TEST 2 TYPEOUT ROUTINE

			CRC TAB:	TYPE	E302
022424	104402	022564		RTS	PC
022430	000207			TYPE	E305
022432	104402	022572		RTS	PC
022436	000207			TYPE	E307
022440	104402	022600		RTS	PC
022444	000207			TYPE	E3010
022446	104402	022606		RTS	PC
022452	000207			TYPE	E3012
022454	104402	022615		RTS	PC
022460	000207			TYPE	E3015
022462	104402	022624		RTS	PC
022466	000207			TYPE	E242
022470	104402	022633		RTS	PC
022474	000207			TYPE	E245
022476	104402	022641		RTS	PC
022502	000207			TYPE	E247
022504	104402	022647		RTS	PC
022510	000207			TYPE	E2410
022512	104402	022655		RTS	PC
022516	000207			TYPE	E2412
022520	104402	022664		RTS	PC
022524	000207			TYPE	E2415
022526	104402	022673		RTS	PC
022532	000207			TYPE	E192
022534	104402	022702		RTS	PC
022540	000207			TYPE	E197
022542	104402	022710		RTS	PC
022546	000207			TYPE	E1910
022550	104402	022716		RTS	PC
022554	000207			TYPE	E1915
022556	104402	022725		RTS	PC
022562	000207			RTS	PC

RH70-R504 MAINTENANCE MODE DIAGNOSTIC - MAC-11 30A(1052) 23-JAN-78 13:38 PAGE 139  
EDSCE 23-JAN-78 13:36 SDONE - BELL AND SCOPE ROUTINE

022564	031505	026460	000062	E302:	.ASCIZ	"E30-2"
022572	031505	026460	000065	E305:	.ASCIZ	"E30-5"
022600	031505	026460	000067	E307:	.ASCIZ	"E30-7"
022606	031505	026460	030061	E3010:	.ASCIZ	"E30-10"
022614	000					
022615	105	030063	030455	E3012:	.ASCIZ	"E30-12"
022622	000062					
022624	031505	026460	032461	E3015:	.ASCIZ	"E30-15"
022632	000					
022633	105	032062	031055	E242:	.ASCIZ	"E24-2"
022640	000					
022641	105	032062	032455	E245:	.ASCIZ	"E24-5"
022646	000					
022647	105	032062	033455	E247:	.ASCIZ	"E24-7"
022654	000					
022655	105	032062	030455	E2410:	.ASCIZ	"E24-10"
022662	000060					
022664	031105	026464	031061	E2412:	.ASCIZ	"E24-12"
022672	000					
022673	105	032062	030455	E2415:	.ASCIZ	"E24-15"
022700	000065					
022702	030505	026471	000062	E192:	.ASCIZ	"E19-2"
022710	030505	026471	000067	E197:	.ASCIZ	"E19-7"
022716	030505	026471	030061	E1910:	.ASCIZ	"E19-10"
022724	000					
022725	105	034461	030455	E1915:	.ASCIZ	"E19-15"
022732	000065					

:GET TWO BITS OF DATA FROM T#BUF  
 :FOR READING FROM DRIVE TO DETERMINE THE  
 :STATE OF MRDT AND MRDB IN THE MR REG.

022734	005767	156264	.RBIT:	TST	WORK3	:STARTING NEW WC?	
022740	001031			BNE	3\$	:NO	
022742	062705	000002		ADD	#2, R5	:UPDATE BUFFER WC	
022746	011504			MOV	(R5), R4	:GET DATA WD	
022750	005067	156232		CLR	CLKCNT	:CLEAR CLOCK COUNTER AT START OF F-1 AC	
022754	032767	000400	156204	BIT	#BITS,ONCEE	:ON CRC WD?	
022762	001035			BNE	1\$	:YES	
022764	032767	000040	156152	BIT	#BITS,FLAG2	:IN CRC TEST ????	
022772	001404			BEQ	7\$	:NO	
022774	012767	000010	156222	MOV	#8.,WORK3		
023002	000410			BR	3\$		
023004	005067	156144	7\$:	CLR	NOWOD	:LOAD EVEN & ODD BITS	
023010	005067	156136		CLR	NOWEV	:WITH 0 FOR BITS 16 & 17 IN RSC4 DATA WORD	
023014	012767	000010	156202	6\$:	MOV	8 LOOPS FOR REMAINING 16 BITS OF WORD	
023022	000002			RTI			
023024	005067	156124	3\$:	CLR	NOWOD	:CLEAR PRESENT ODD BIT	
023030	006104			ROL	R4	:GET NEXT ODD DATA BIT	
023032	006167	156116		ROL	NOWOD	:SAVE IT IN ODD BIT	
023036	005067	156110		CLR	NOWEV	:CLEAR PRESENT EVEN BIT	
023042	006104			ROL	R4	:GET NEXT EVEN BIT	
023044	006167	156102		ROL	NOWEV	:SAVE IT IN EVEN BIT	
023050	005367	156150		DEC	WORK3	:KEEP COUNT OF BITS IN THE WORD	
023054	000002			RTI		:RETURN	
023056	005067	156072	:CRC WORD IS BEING WRITTEN BIT 17 & 16 ARE DATA BITS, 0 & 1 ARE ALWAYS 0	1\$:	CLR	NOWOD	:GET BITS 17
023062	006104			ROL	R4	:AND 16	
023064	006167	156064		ROL	NOWOD	:FOR CRC WORD	
023070	005067	156056		CLR	NOWEV		
023074	006104			KOL	R4		
023076	006167	156050		ROL	NOWEV		
023102	000744			BR	6\$	:CONTINUE	

END P.1 RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 141  
23-JAN 78 13:36 SDONE - BELL AND SCOPE ROUTINE

SEQ C101

023104	004767	000236	.CLKR1:	JSR	PC CALRTB	CALCULATE TOP AND BOTTOM BITS FOR MR REG
023110	012703	000014		MOV	\$11,R3	SETUP CLOCK BITS
023114	056703	156074	CLOCK:	BIS	WORK R3	SET TOP & BOTTOM BITS
023120	010377	156000		MOV	R3,DRSMR	SEND
023124	042703	0000010		BIC	#BIT3,R3	CLOCK
023130	010377	155770		MOV	R3,DRSMR	PULSE
023134	062767	000001	156J34	ADD	#1,MCCNT+2	INCREMENT
023142	005567	156026		ADC	MCCNT	CLOCK COUNT
023146	012701	023601		MOV	#23601,GOOD	CALCULATE CORRECT ANS FOR MR REG
023152	032767	000004	155764	BIT	#BIT2,FLAG2	WRITE CK TEST?
023160	001402			BEQ	7\$	NO
023162	052701	000100		BIS	#BIT6,GOOD	YES SET RD IN MR REG
023166	050301		7\$:	BIS	R3,GOOD	
023170	042701	000010		BIC	#BIT3,GOOD	CLEAR MCLK
023174	032767	000400	155764	BIT	#BITS,ONCEEE	ON CRC WD?
023202	001406			BEQ	5\$	NO
023204	022767	000011	155770	CMP	#11,REPT	SHOULD CRCW BE SET?
023212	001402			BEQ	5\$	YES
023214	042701	020000		BIC	#20000,GOOD	CLEAR CRCW
023220	032767	000001	155716	BIT	#BIT0,FLAG2	SHOULD SDCLK BE SET?
023226	001004		5\$:	BNE	1\$	YES
023230	052767	000001	155706	BIS	#BIT0,FLAG2	NO
023236	000405			BR	2\$	CONTINUE
023240	052701	100000	1\$:	BIS	#BIT15,GOOD	SET IT
023244	042767	000001	155672	BIC	#BIT0,FLAG2	CLEAR FLAG FOR SDCLK FOR NEXT CLOCK PULSE
023252	005367	155726	2\$:	DEC	REPT1	SHOULD SB SET?
023256	001017			BNE	6\$	NO
023260	012767	000022	155716	MOV	#18,REPT1	RESET SB COUNTER
023266	052701	004000		BIS	#BIT11,GOOD	SET SB
023272	032767	000400	155666	BIT	#BITS,ONCEEE	ON CRC WD?
023300	001406			BEQ	6\$	NO
023302	022767	000022	155674	CMP	#22,REPT1	SHOULD SB AND CRCW BE SET ?
023310	001002			BNE	6\$	NO
023312	052701	020000		BIS	#20000,GOOD	SET SB AND CRCW
023316	017700	155602	6\$:	MOV	DRSMR,BAD	GET MR REG
023322	020100			CMP	GOOD,BAD	IS RSMR CORRECT?
023324	001002			BNE	4\$	NO
023326	062716	000002		ADD	#2,(SP)	YES
023332	000002		4\$:	RTI		RETURN
023334	004767	000006		.CLKR2:	JSR	PC_CALRTB
023340	012703	060011		MOV	#50011,R3	
023344	000663			BR	CLOCK	

RH70-R504 MAINTENANCE MODE DIAGNOSTIC  
SDONE - BELL AND SCOPE ROUTINE

ERSOC.P1  
23-JAN-78 13:36

SEQ 0:0c

;CALCULATE THE STATE OF MRDT AND MRDB FROM CURRENT INPUT BITS  
;LOCATION WORK CONTAINS CORRECT DATA FOR MRDT AND MRDB

023346	005067	155642	CALRTB: CLR WORK	CLEAR WORK LOCATION
023352	005767	155576	TST NOWOD	IS CURRENT ODD BIT A 0?
023356	001403		BEQ 1\$	YES
023360	052767	000004	BIS #BIT2,WORK	NO SET MRDB
023366	005767	155560	1\$: TST NOWEV	IS CURRENT EVEN BIT A 0?
023372	001403		BEQ 2\$	YES
023374	052767	000040	BIS #BITS,WORK	NO SET MRDT
023402	002020		RTS PC	RETURN

;CALCULATE MR REG TO DETERMINE THE STATE OF THE CRC-SB AND -SR BITS  
;ON THE DIFFERENT CLOCKS ON THE DIFFERENT WORDS THROUGHOUT THE SECTOR

023404	005267	155576	MRCAL: INC CLKCNT	ADD ONE TO CLOCK COUNT OF WORD
023410	032767	000200	BIT #BIT7,ONCEE	TRANSFERRING LAST WORD?
023416	001026		BNE LSTWD	YES
023420	032767	000400	BIT #BIT8,ONCEE	TRANSFERRING CRC WORD?
023426	001040		BNE CRCWD	YES
023430	022767	000010	CMP #8.,CLKCNT	CLOCK COUNT 8 OR GREATER?
023436	101401		BLOS 1\$	YES
023440	000414		BR 2\$	GET OUT
023442	022767	000021	1\$: CMP #17.,CLKCNT	CLOCK COUNT 17 OR GREATER?
023450	101410		BLOS 2\$	YES GET OUT
023452	052701	004000	BIS #BIT11,GOOD	SET SB BIT
023456	022767	000017	CMP #15.,CLKCNT	SHOULD LSR BE CLEARED
023464	001002		BNE 2\$	NO
023466	042701	002000	BIC #BIT10,GOOD	CLEAR LSR
023472	000207		2\$: RTS PC	RETURN

;CALCULATE MR FOR LAST DATA WORD

023474	022767	000016	LSTWD: CMP #14.,CLKCNT	IS THIS CLOCK 14 OR LESS?
023502	103011		BHIS 2\$	YES GETOUT
023504	022767	000017	CMP #15..CLKCNT	IS THIS CLOCK 15?
023512	001003		BNE 1\$	NO
023514	042701	002000	BIC #BIT10,GOOD	YES CLEAR LSR
023520	000402		BR 2\$	GET OUT
023522	042701	020000	1\$: BIC #BIT13,GOOD	CLEAR CRCW BIT
023526	000207		2\$: RTS PC	

;CALCULATE MR FOR CRC WORD

023530	042701	020000	CRCWD: BIC #BIT13,GOOD	CLEAR CRCW BIT
023534	022767	C00017	CMP #17.,CLKCNT	IS THIS CLOCK 17?
023542	001002		BNE 1\$	NO
023544	042701	002000	BIC #BIT10,GOOD	CLEAR LSR BIT
023550	000207		1\$: RTS PC	RETURN

;GENERATE A CRC WORD FROM THE DATA BUFFER  
;AND LEAVE THE CRC WORD IN "WORK" LOCATION  
;EXIT ROUTINE WITH RTS PC

023552	012767	000200	155422	GENCRC: MOV #128.,REPT	128 WORDS PER SECTOR
023560	032767	000040	155356	BIT #BITS,FLAG2	IN CRC TEST?
023566	001403			BEQ 13\$	NO
023570	012767	000220	155404	MOV #144.,REPT	YES
023576	012705	026716		MOV \$INBUF,R5	GET STARTING ADDR OF OUTPUT BUFFER
023602	011504			MOV (R5),R4	GET DATA WD
023604	005067		155406	CLR WORK0	CLEAR WORK LOCATION
 ;INBIT CONTAINS PRESENT INPUT BIT ;WK15 = BIT15 OF CRC AT TIME T ;WORK0 = CRC AT TIME T + DURING FINAL MANIPULATION ;WORK = BITS FROM SAVED CRC WORD (WCRC)					
023610	012767	000022	155366	1\$: MOV #18.,REPT1	GET 18 BITS PER WD
023616	032767	000040	155320	BIT #BITS,FLAG2	IN CRC TEST?
023624	001403			BEQ 2\$	NO
023626	012767	000020	155350	MOV #16.,REPT1	YES
023634	016767	155356	155336	WORK0,WCRC	SAVE CURRENT CRC WD
023642	005067	155344		CLR WK15	CLEAR BIT 15 FROM CRC AT T
023646	000241			CLC	CLEAR CARRY
023650	006167	155342		ROL WORK0	SHIFT CRC WD LEFT
023654	006167	155332		ROL WK15	CONTAINS BIT 15 OF CRC
023660	032767	000040	155256	BIT #BITS,FLAG2	IN CRC TEST?
023666	001004			BNE 12\$	YES
023670	022767	000021	155306	CMP #17.,REPT1	DONE BITS 16 AND 17 YET?
023676	101406			BLOS 3\$	NO
023700	005067	155304		CLR INBIT	CLEAR WORK LOC
023704	006104			ROL R4	PUT DATA BIT FROM BUFFER
023706	006167	155276		ROL INBIT	IN WORK1 LOC
023712	000402			BR 4\$	
023714	005067	155270		CLR INBIT	FOR BITS 16 AND 17
023720	016767	155266	155266	MOV WK15,WORK	GET BIT 15 OF CRC
023726	004767	000220		JSR PC,XOR	XOR BIT15 WITH INPUT BIT
023732	042767	000001	155256	BIC #BIT0,WORK0	
023740	005767	155244		TST INBIT	TEST RESULT OF XOR
023744	001403			BEQ 6\$	
023746	052767	000001	155242	BIS #BIT0,WORK	
023754	016767	155230	155174	MOV INBIT,RS0	SAVE XOR SESULT OF BIT 0 AND INPLT

CERSD-D  
ERSDD.P11 RH70-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 30A(1052) 23-JAN-78 13:38 PAGE 144  
23-JAN-78 13:36 \$DONE - BELL AND SCOPE ROUTINE

;FROM B0 IN WORKO AND B1 IN SAVED CRC (WCRC) CALCULATE  
;NEW B2 FOR WORKO

023762	005067	155226		CLR	WORK
023766	032767	000002	155204	BIT	#BIT1,WCRC
023774	001403			BEQ	7\$
023776	052767	000001	155210	BIS	#BIT0,WORK
024004	016767	155146	155176	7\$:	MOV RSO,INBIT
024012	004767	000134		JSR PC,XOR	
024016	042767	000004	155172	BIC	#BIT2,WORKO
024024	005767	155160		TST INBIT	;TEST RESULT OF XOR
024030	001403			BEQ 8\$	
024032	052767	000004	155156	BIS	#BIT2,WORKO

;FROM B0 IN WORKO AND B14 IN WCRC CLACULATE BIT15 IN WORKO

024040	005067	155150		8\$:	CLR WORK
024044	032767	040000	155126	BIT	#BIT14,WCRC
024052	001403			BEQ	9\$
024054	052767	000001	155132	BIS	#BIT0,WORK
024062	016767	155070	155120	9\$:	MOV RSO,INBIT
024070	004767	000056		JSR PC,XOR	
024074	042767	100000	155114	BIC	#BIT15,WORKO
024102	005767	155102		TST INBIT	;TEST RESULT OF XOR
024106	001403			BEQ 10\$	
024110	052767	100000	155100	BIS	#BIT15,WORKO
024116	005367	155062		10\$:	DEC REPT1
024122	001244			BNE 2\$	;DONE WITH WD
024124	005367	155052		DEC REPT	;NO
024130	001404			BEQ 11\$	;DONE WITH SECTOR?
024132	062705	000002		ADD #2,R5	YES
024136	011504			MOV (RS),R4	GET NEXT WD
024140	000623			BR 1\$	GET DATA WD
024142	016767	155050	155044	11\$:	MOV WORKO,WORK
024150	000207			RTS PC	;SAVE CRC WORD IN WORK
					;EXIT

;XOR SUBROUTINE

024152	016703	155036		XXOR:	MOV WORK,R3
024156	046703	155026		BIC INBIT,R3	
024162	046767	155026	155020	BIC WORK,INBIT	
024170	050367	155014		BIS R3,INBIT	
024174	000207			RTS PC	

## SB\*\*. TYPE - TTY TYPEOUT ROUTINE

THIS ROUTINE IS USE TO TYPE ASCII MESSAGES ON THE TTY. THE CALL CAN BE IN ONE OF 3 FORMS: 1) "TYPE ADR" - TYPES THE MESSAGE STARTING IN LOCATION "ADR:" 2) "TYPE CHAR" - TYPES THE ASCII "CHAR" AND 3) "PRINT <(15)>(12)MESSAGE" - TYPES THE MESSAGE WHICH IS INLINE ASCII. THE FILLER CHARACTER WHICH IS TYPED AFTER A LINE FEED IS IN FILCHR AND THE NUMBER OF FILLERS IS IN FILCHR+1.

024216	010446			.TYPE: MOV R4,-(6)	SAVE R4
024200	010546			MOV R5,-(6)	SAVE RS
024205	017605	000004		MOV 34(6),R5	GET ADDRESS TO BE TYPED
024206	032705	177400		BIT \$177400,R5	IS IT A TYPEM?
024212	001002			BNE 1S	NO
024214	016605	000004		MOV 4(6),R5	GET ADDRESS OF CHARACTER
024220	105715			TSTB (RS)	TERMINATOR?
024222	001423			BEO 2S	GET OUT IF SO
024224	122715	000012		CMPB \$12,(RS)	IS THE CHAR A LINE FEED
024230	001012			BNE 4S	NO - GET OUT
024232	116704	154557		MOVB FILCHR+1,R4	GET THE FILL COUNT
024236	116777	154552	154554	MOVB FILCHR,3TPB	TYPE A FILLER
024244	105777	154546	5S:	TSTB 3TPS	DONE YET?
024250	100375			BPL .-4	NO - WAIT
024252	005304			DEC R4	DEC COUNT
024254	001370			BNE SS	LOOP UNTIL 0
024256	112577	15453E	4S:	MOVB (RS)+,3TPB	LOAD AND TYPE THE CHARACTER
024262	105777	15453C		TSTB 3TPS	IS THE PRINTER READY
024266	100375			BPL .-4	WAIT UNTIL IT IS
024270	000753			BR 1S	GET THE NEXT CHARACTER
024272	017646	000004	2S:	MOV 34(6),-(6)	GET ADDRESS TO BE TYPED
024276	062765	000002	000006	ADD \$2,6(6)	ADD 2 TO THE ADDRESS
024304	022666	000004		CMP (6)+,4(6)	IS IT .+2?
024310	001006			BNE 3S	NO
024312	062705	000002		ADD \$2,RS	ADD 2 TO THE ADDRESS
024316	042705	000001		BIC \$1,RS	BACK UP TO AN EVEN BYTE
024322	010566	000004		MOV RS,4(6)	RESTORE ADDRESS
024326	012605			MOV (6)+,RS	RESTORE RS
024330	012604			MOV 16'+,R4	RESTORE R4
024332	000002			PTI	RETURN

## .SBTTL SCOPe - SCOPE LOOP HANDLER

; THIS ROUTINE HANDLES THE ITERATIONS, LOOPING, ERROR  
; LOOPING, AND THE DISPLAYING OF THE TEST NUMBER.  
; SCOPe IS PLACED BETWEEN EACH SUBTEST IN THE TEST AND  
; RECORDS THE STARTING ADDRESS OF THE SUBTEST IN "LAD."

024334	032737	000400	177570	.SCOPE:	BIT	\$SW8, J#SWR	:LOOP ON SPEC. TEST?
024342	001404				BEQ	15	:NO LOOP ON SPEC. TEST
024344	123767	177570	154426		CMPB	\$#SWR, ICNT	:ON RIGHT TEST? *SW-C*
024352	001453				BEQ	.OVER	:NOT RIGHT TEST
024354	032737	040000	177570	1\$:	BIT	\$SW14, J#SWR	:LOOP ON TEST?
024362	001C45				BNE	.KIT	:LOOP ON TEST IS SET
024364	006416				BR	35	:SKIP - NOP FOR XOR TESTFR
024372	013746	000004			MOV	3#4,-(6)	:PUSH 3#4 ON STACK
024400	005737	177060			TST	3#177060	:SET FOR TIMEOUT
024404	112637	000004			MOV	(6)+, 3#4	:ERROR ON XOR?
024410	000422				BR	:SVLAD	:POP STACK INTO 3#4
024412	022626			4\$:	CMP	(6)+, (6)+	:NO ERROR - GO TO NEXT TEST
024414	012637	000004			MOV	(6)+, 3#4	:CLEAR STACK
024420	000426				BR	.KIT	:POP STACK INTO 3#4
024422	032737	004000	177570	3\$:	BIT	\$SW11, J#SWR	:ERROR - LOOP ON TEST
024430	001012				BNE	.SVLAD	:KILL ITERATIONS
024432	105767	154343			TSTB	ICNT+1	:YES - KILL ITERATIONS
024436	001404				BEQ	25	:FIRST ONE?
024440	126767	000060	154333		CMPB	TIMES, ICNT+1	:BRANCH IF FIRST
024446	003013				BGT	.KIT	:DONE?
024450	112767	000001	154323	2\$:	MOV	\$1, ICNT+1	:BRANCH IF NOT
024456	105267	154316		.SVLAD:	INC	ICNT	:FIRST ITERATION
024462	011667	154322			MOV	(6), LAD	:COUNT TEST NUMBERS
024466	016737	154306	177570		MOV	ICNT, J#DISPLAY	:SAVE LOOP ADDRESS
024474	000002				RTI		:DISPLAY TEST NO. AND ITERATION COUNT
							:RETURN
024476	105267	154277		.KIT:	INC	ICNT+1	:INC THE ITERATION COUNT
024502	016737	154272	177570	.OVER:	MOV	ICNT, J#DISPLAY	:SET UP DISPLAY
024510	005767	154274			TST	LAD	:FIRST ONE?
024514	001760				BEQ	:SVLAD	:YES
024516	016716	154266			MOV	LAD, (6)	:FUDGE RETURN ADDRESS
024522	000002				RTI		:FIXES PS
JL-4524	000001			TIMES:	1		:RUN 1 TIMES

## .SBTTL SHLT - HALT ROUTINE (ERROR TYPEOUT)

;THIS ROUTINE PRINTS OUT ERROR MESSAGES STARTING WITH THE  
;ADDRESS OF THE "HLT". IT ALSO COUNTS THE NUMBER OF ERRORS  
;AND HAS THE CAPABILITY OF LOOPING ON ERROR, BELL ON ERROR,  
;"HALT" ON ERROR, AND INHIBIT TYPEOUTS. AN OPTIONAL ARGUMENT  
;(HLT+3) WILL BE PLACED IN ".HLTCT:" FOR ADDITIONAL TYPEOUTS

024526	032737	002000	177570	.HLT:	BIT	\$SW10,0\$SWR	:BELL ON ERROR?
024534	001402				BEQ	1\$	:NO - SKIP
024536	104402	000007			TYPE	BELL	:RING BELL
024542	005267	154234		1\$:	INC	ERRORS	:COUNT THE NUMBER OF ERRORS
024546	032737	020000	177570		BIT	\$SW13,0\$SWR	:SKIP TYPEOUT IF SET
024554	001025				BNE	2\$	:SKIP TYPEOUTS
024556	104402	024562			TYPE	16: +2	:ASCIZ <15><12>
024566	011667	154220			MOV	16) HLTADR	:PUT ADDRESS OF INSTRUCTION ON STACK
024572	162767	000002	154212		SUB	82, HLTADR	:FUDGE ADDRESS
024600	117767	154206	000066		MOVB	3HLTADR, .HLTCT	:GET HLT ARGUMENT
024606	016746	154200			MOV	HLTADR, -(5)	:PUT HLTADR ON STACK
024612	104404				TYPEO		:TYPE STACK IN OCTAL
024614	104402	024620			TYPE	PC, +2	:ASCIZ " "
024624	004767	001152			JSR	RSREG	:GO TO USER ERROR ROUTINE
024630	005737	177570		2\$:	TST	0\$SWR	:HALT ON ERROR
024634	100001				BPL	.+4	:SKIP IF CONTINUE
024636	000000				HALT		:HALT ON ERROR!
024640	032737	001000	177570		BIT	\$SW9,0\$SWR	:CHECK FOR INHIBIT LOOP ON ERROR
024646	001010				BNE	4\$	:SKIP IF LOOP ON ERROR
024650	105067	154125			CLRB	ICNT+1	:CLEAR ITERATION COUNT
024654	022737	021274	000042		CMP	\$SENDAD,0\$42	:ACT11 AUTO ACCEPT?
024662	001001				BNE	3\$	:NO BR
024664	000000				HALT		
024666	000002			3\$:	RTI		:RETURN
024670	000167	177602		4\$:	JMP	.KIT	:LOOP ON TEST UNTIL NO ERRORS
024674	000000				.HLTCT:	0	:HLT ARGUMENT

## .SBTTL SOTCAL - OCTAL TYPEOUT ROUTINE

;THIS ROUTINE IS USED TO TYPE AN OCTAL NUMBER ON THE TTY. IT WILL \* FE  
;ALL 6 CHARACTERS, SUPPRESS LEADING ZEROES, OR TYPE THE  
;16 BITS. IT IS CALLED VIA THE TPOCT, TYPBIT, OR TPOCS MACRO'S.

024676	012767	170101	000160	.TYPEB:	MOV #170101,.PR	SET BIT FLAG AND 16. CHARACTER
024704	000411			BR .PTIT	NOW TYPE IT IN BIT FORM	
024706	112767	000001	000150	.TYPEO: MOVB #1,.PR	SET ZERO FILL SWITCH	
024714	000402			BR .+6	SKIP	
024716	005067	000142		.TYPES: CLR .PR	SUPPRESS LEADING ZERO'S	
024722	112767	177772	000135	MOVB #-6,.PR+1	SET COUNT	
024730				.PTIT:		
024730	010446			MOV R4,-(6)	PUSH R4 ON STACK	
024732	010546			MOV R5,-(6)	PUSH R5 ON STACK	
024734	016605	000010		MOV 10(6),R5	GET THE DATA	
024740	012704	025066		MOV #.PR+2,R4	SET POINTER TO FIRST ASCII MAP	
024744	105014			CLRB (4)	CLEAR FIRST BYTE	
024746	000411			BR .PRF	ROTATE FIRST BIT	
024750	105014			CLR B (4)	CLEAR BYTE OF CHARACTER	
024752	032767	000100	000104	.PRL: BIT #100,.PR	BIT TYPING MODE?	
024760	001004			BNE .PRF	YES - SKIP 2 ROTATES	
024762	006105			ROL R5	ROTATE BIT INTO C	
024764	106114			ROLB (4)	PACK IT	
024766	006105			ROL R5	ROTATE BIT INTO C	
024770	106114			ROLB (4)	PACK IT	
024772	006105			ROL R5	ROTATE BIT INTO C	
024774	106114			ROLB (4)	PACK IT	
024776	105714			TSTB (4)	IS IT ZERO?	
025000	001402			BEQ .+6	SKIP INC	
025002	105267	000056		INC B .PR	SET FILL SWITCH	
025006	105767	000052		TSTB .PR	CHECK FILL SWITCH	
025012	001402			BEG .+6	SKIP BITSET	
025014	152724	000060		BISB #'0,(4)+	MAKE INTO ASCII CHAR	
025020	105267	000041		INC B .PR+1	INC COUNT	
025024	001351			BNE .PRL	REPEAT	
025026	022704	025066		CMP #.PR+2,R4	EMPTY BUFFER?	
025032	001002			BNE .+6	SKIP IF NOT	
025034	112724	000060		MOVB #'0,(4)+	LOAD 1 ZERO	
025040	105014			CLRB (4)	NULL TERMINATOR	
025042	104402	025066		TYPE .PR+2	TYPE IT	
025046	012605			MOV (6)+,R5	POP STACK INTO R5	
025050	012604			MOV (6)+,R4	POP STACK INTO R4	
025052	016666	000002	000004	MOV 2(6),4(6)	GET RID OF	
025060	01261E			MOV '(6)+,'(6)	DATA WORD	
025062	000002			RTI	RETURN	
025064	000012			.PP: .BLFW 12	COUNT, SWITCH, AND OUTPUT BUFFER	

## SBTTL SPOWER - POWER DOWN AND UP ROUTINES

THIS IS THE POWER FAIL ROUTINE WHICH WILL SAVE ALL  
THE GENERAL REGISTERS AND USER DEFINED REGISTERS THEN  
WAIT FOR POWER TO GO DOWN AND BE RESTORED.  
IF THERE ISN'T ENOUGH TIME FOR SAVING ALL THE REGISTERS,  
THE PROGRAM WILL HALT AT '.ILLUP'.

025110	012777	025236	000126	.POWER: MOV	\$.ILLUP, @.PUVEC	:SET FOR FAST UP
025116	012777	000340	000122	MOV	\$340, @.PUVECS+2	:PRIO:7
025124	010046			MOV	R0, -(6)	:PUSH R0 ON STACK
025126	010146			MOV	R1, -(6)	:PUSH R1 ON STACK
025130	010246			MOV	R2, -(6)	:PUSH R2 ON STACK
025132	010346			MOV	R3, -(6)	:PUSH R3 ON STACK
025134	010446			MOV	R4, -(6)	:PUSH R4 ON STACK
025136	010546			MOV	RS, -(6)	:PUSH RS ON STACK
025140	010667	000076		MOV	SP, SAVR6	:SAVE SP
025144	012777	025154	000072	MOV	@.POWUP, @.PUVEC	:SET UP VECTOR
025152	000000			HALT		:WAIT FOR PF
025154	016706	000062		.POWUP: MOV	.SAVR6, SP	:GET SP
025160	005001			CLR	R1	:WAIT LOOP FOR THE TT
025162	005201			INC	R1	:WAIT FOR THE INC
025164	001376			BNE	1\$	:OF WORD
025166	012605			MOV	(6)+, RS	:POP STACK INTO RS
025170	012604			MOV	(6)+, R4	:POP STACK INTO R4
025172	012603			MOV	(6)+, R3	:POP STACK INTO R3
025174	012602			MOV	(6)+, R2	:POP STACK INTO R2
025176	012601			MOV	(6)+, R1	:POP STACK INTO R1
025200	012600			MOV	(6)+, R0	:POP STACK INTO R0
025202	012737	025110	000024	MOV	@.POWER, @#24	:SET UP THE POWER DOWN VECTOR
025210	012737	000340	000026	MOV	\$340, @#26	:PRIO:7
025216	104402	025222		TYPE	.+2	:ASCIZ <15><12>"POWER"
025232	000167	174054		JMP	MULSYS	:JMP TO USER ADDRESS
025236	000000			.ILLUP: HALT		:THE POWER UP SEQUENCE WAS STARTED
025240	000776			BR	.-2	:BEFORE THE POWER DOWN WAS COMPLETE
025242	000000			.SAVR6: D		:PUT THE SP HERE
025244	000024			.PUVEC: 24, 26		:POWER UP VECTOR

## .SBTTL SRDOCT - OCTAL INPUT ROUTINE

; THIS ROUTINE CALLS RDLIN, INPUTS A LINE FROM THE TT:, AND CONVERTS  
; IT INTO AN OCTAL NUMBER WHICH IS THE FIRST WORD ON THE STACK.

025250	011646		.RDOCT:	MOV	(6),-(6)	; MOVE THE PC
025252	016666	000004		MOV	4(6),2(6)	; MOVE THE PS
025260	010146			MOV	R1,-(6)	; PUSH R1 ON STACK
025262	010246			MOV	R2,-(6)	; PUSH R2 ON STACK
025264	010346			MOV	R3,-(6)	; PUSH R3 ON STACK
025266	104412		4\$:	RDLIN		; READ A LINE INTO INPUT
025270	005001			CLR	R1	; INIT DATA WORD
025272	012703	025472	1\$:	MOV	#INPUT,R3	; INIT POINTER
025276	112302			MOVB	(3)+,R2	; GET A BYTE
025300	001417			BEQ	2\$	; GET OUT IF ZERO
025302	122702	000060		CMPB	#'0,R2	; CHECK FOR 0 OR GREATER
025306	003022			BGT	3\$	; ERROR - LESS THAN 0
025310	122702	00006~		CMPB	#'7,R2	; CHECK FOR 7 OR LESS
025314	002417			BLT	3\$	; ERROR - GREATER THAN ~
025316	006002			ROR	R2	; GET
025320	006002			ROR	R2	; INTO
025322	006002			ROR	R2	; POSITION
025324	006101			ROL	R1	; FIRST BIT
025326	006102			ROL	R2	; GET
025330	006101			ROL	R1	; SECOND BIT
025332	006102			ROL	R2	; GET
025334	006101			ROL	R1	; THIRD BIT
025336	000757			BR	1\$	; LOOP
025340	010166	000012	2\$:	MOV	R1,12(6)	; SAVE THE RESULT
025344	012603			MOV	(6)+,R3	; POP STACK INTO R3
025346	012602			MOV	(6)+,R2	; POP STACK INTO R2
025350	012601			MOV	(6)+,R1	; POP STACK INTO R1
025352	000002			RTI		; RETURN
025354	104402	025360	3\$:	TYPE		; ASCII "0" 15 12
025354	00074C			BR	4\$	; TRY AGAIN

## .SBTTL

## SRDLIN - TTY INPUT ROUTINE

;THIS ROUTINE INPUTS A LINE TERMINATED BY A RETURN INTO ADDRESS  
;INPUT AND RETURNS A LINE FEED. THE BUFFER HAS A NULL TERMINATOR  
;INSTEAD OF THE RETURN. RUBOUTS ARE HANDLED BY REYPING  
;THE LINE. BUFFER OVERFLOW ERRORS LIKE A RUBOUT.

025466	010546		ROLIN: MOV	R5 -(6)	SAVE RS
025370	012705	025472	I\$: MOV	\$INPUT,RS	GET ADDRESS
025374	022705	025512	2\$: CMP	\$INPUT+16.,R5	BUFFER FULL?
025400	001412		BEQ	4\$	YES - TYPE "?"
025402	105737	177560	TSTB	3#177560	WAIT FOR
025406	100375		BPL	-4	A CHARACTER
025410	113715	177562	MOV B	3#177562,(5)	GET CHARACTER
025414	142715	000200	BICB	#200,(5)	GET RID OF JUNK
025420	122715	000177	CMPB	#177,(5)	IS IT A RUBOUT
025424	001005		BNE	3\$	SKIP IF NOT
025426	104402	025432	4\$: TYPE	1.+2	.ASCIZ "??<15><12>
025436	000754		BR	1\$	ZAP THE BUFFER AND LOOP
025440	111527	000000	3\$: MOV B	(5),#0	SET UP FOR TYPING
025444	104402	025442	TYPE	3\$+2	ECHO IT
025450	122725	000015	CMPB	115,(5)+	CHECK FOR RETURN
025454	001347		BNE	2\$	LOOP IF NOT RETURN
025456	105065	177777	CLRB	-1(5)	ZAP RETURN (THE 15)
025462	104402	000012	TYPE	12	TYPE A LINE FEED
025466	012605		MOV	(6)+,R5	RESTORE RS
025470	000002		RTI		RETURN
025472	00002C		INPJT: .BLKB	16.	;TTY INPUT AREA

## SBTTL STRAP - TRAP HANDLER

; THIS ROUTINE DECODES A TRAP CALL AND JUMPS TO THE APPROPRIATE  
; SUBROUTINE. THE CALL IS A "TRAP+N" WHERE N IS A MULTIPLE OF  
; THE "SET" MACRO WILL CREATE THE TABLE NEEDED. IT HAS TO  
; FOLLOW THIS MACRO.

025512	011646		.TRAP:	MOV	(6)-(6)	GET ADDRESS OF TRAP +2	
025514	162716	000002		SUB	\$2(6)	MAKE IT ADDRESS OF TRAP	
025520	017616	00000C		MOV	2(6)-(6)	GET TRAP INSTRUCTION	
025524	062716	121137		HDC	\$TRAP+2-TRAP,(6)	GET DATA AND MAKE IT AN OFFSET	
025530	013607		.TRP:	MOV	2(6)/+.PC	GO TO PROPER SUBROUTINE	
025532	024334		.SCOPE		SCOPE	= TRAP+0	(104400)
025534	024176		.TYPE		TYPE	= TRAP+2	(104402)
025536	024706		.TYPE0		TYPE0	= TRAP+4	(104404)
025540	024716		.TYPES		TYPES	= TRAP+6	(104406)
025542	025250		.RDOCT		RDOCT	= TRAP+10	(104410)
025544	025366		.RDLIN		RDLIN	= TRAP+12	(104412)
025546	025604		.CLRDK		CLRDK	= TRAP+14	(104414)
025550	025632		.MRDMD		MRDMD	= TRAP+16	(104416)
025552	021634		.MRCK		MRCK	= TRAP+20	(104420)
025554	021604		.MRCLK		MRCLK	= TRAP+22	(104422)
025556	021576		.MRINT		MRINT	= TRAP+24	(104424)
025560	021700		.DSCK		DSCK	= TRAP+26	(104426)
025562	021662		.MRIND		MRIND	= TRAP+30	(104430)
025564	021726		.YBIT		XBIT	= TRAP+32	(104432)
025566	022126		.CLKD1		CLKD1	= TRAP+34	(104434)
025570	022222		.CLKD2		CLKD2	= TRAP+36	(104436)
025572	023104		.CLKR1		CLKR1	= TRAP+40	(104440)
025574	023334		.CLKR2		CLKR2	= TRAP+42	(104442)
025576	022734		.RBIT		RBIT	= TRAP+44	104444
025600	025724		.GETSP		GETSP	= TRAP+46	104446
025602	025764		.SPASS		SPASS	= TRAP+50	104450

22-CERSD-2  
ERSD.P1. RHTC-R504 MAINTENANCE MODE DIAGNOSTIC  
23 JAN-78 13:36 STRAP - TRAP HANDLER MACY11 30A(1052) 23-JAN-78 13:38 PAGE 146

C25604	012777	000040	153270	.CLEAR ALL DISK REGISTERS	
025612	016777	153342	153262	:CLRDK: MOV #40, JRSCS2	:CLEAR ALL DSK REG
025620	005067	153350		MOV UNNUM, JFSCS2	:GET UNIT NUMBER
025624	005067	153346		CLR MCNT	:CLEAR MAINT CLOCK COUNT
025630	000002			CLR MCNT+2	
				RTI	
025632	012777	000001	153264	.MRDMD: MOV RTI #1, JRSMR	:PUT DRIVE INTO MAINT MODE
025640	000002				
025642	005067	153346		WAITTRY: CLR 1\$: TSTB	:CLEAR COUNTER
025646	105777	153226		JRSCS1 BMI 2\$	:TEST READY
025652	100406			INC WORK	:OK CONT
025654	005267	153334		TST WORK	:UPDATE COUNTER
025660	005767	153330		BEQ 3\$	:DONE YET?
025664	001403			BR 1\$	:READY DID NOT COME UP
025666	000767			2\$: ADD #2, (SP)	:CONTINUE WAITING
025670	062716	000002		3\$: RTS PC	:UPDATE RETURN PC
025674	000207				:RETURN
					:ROUTINE TO SHIFT COMPLETE DATA TABLE ONE BIT
					:TO THE LEFT. CARRIES BIT 15 OF ONE WORD TO BIT 0 OF THE NEXT WORD
025676	012702	026716		MDATA: MOV #INBUF, R2	:GET LEFT ADDRESS OF
025702	062702	000442		ADD #442, R2	:DATA TABLE
025706	012703	000220		MOV #220, R3	:SETUP COUNTER FOR 200 WORDS
025712	000241			CLC	:CLEAR CARRY
025714	006142			1\$: ROL -(R2)	:SHIFT DATA PATTERN
025716	005303			DEC R3	:DO ALL
025720	001375			BNE 1\$	:WORDS
025722	000207			RTS PC	
					:THIS ROUTINE CLOCKS MR REG TO GET A SECTOR PULSE WHICH
					:CLEARS OUT REGS. AND COUNTERS
025724	012767	002001	153250	.GETSP: MOV #1025., REPT	:SETUP COUNTER
025732	104430			MRIND	:SEND INDEX PULSE TO MR REG
025734	104422			1\$: MRCLK	:CLOCK MR
025736	005367	153240		DEC REPT	:TO REACH
025742	001374			BNE 1\$	:SECTOR PULSE
025744	032777	000400	153152	BIT #400, JRSMR	:DID SECTOR PULSE SET????
025752	001401			BEQ 2\$	:YES
025754	000002			RTI	:NO REPORT ERROR
025756	062716	000002		2\$: ADD #2, (SP)	:UPDATE RETURN ADDR
025762	000002			RTI	
025764	104422			.SPASS: MRCLK	:CLOCK PAST SECTOR PULSE
025766	104422			MRCLK	
025770	005067	153200		CLR MCNT	:RESET MAINT CLOCK COUNTERS
025774	005067	153176		CLR MCNT+2	
026000	000002			RTI	

RH70-R504 MAINTENANCE MODE DIAGNOSTIC  
MAC11 30A(1052) 23-JAN-78 13:38 PAGE 147  
ERSDC.P1: 23-JAN-78 13:36 \$TRAP - TRAP HANDLER

## :ERROR TYPTXTOUT ROUTINE

026002	005767	176666	RSREG:	TST	.HLTCT	: SHOULD WE TYPTXT GOOD AND BAD
026006	001022			BNE	BS	: NO
026010	104402	026014		TYPE	+2	: ASCIZ " BAD="
026022	010046			MOV	\$AD,-(6)	: PUT BAD ON STACK
026024	104404			TYPEO		: TYPE STACK IN OCTAL
026026	104402	026032		TYPE	+2	: ASCIZ " GOOD="
026042	010146			MOV	\$OOD,-(6)	: PUT GOOD ON STACK
026044	104404			TYPEO		: TYPE STACK IN OCTAL
026046	000402			BR	BS	: TYPEOUT REGISTERS
026050	000167	000432		JMP	PTDONE	: GET OUT
026054	104402	026060	8\$:	TYPE	+2	: ASCIZ " CS1="
026066	017746	153006		MOV	\$RSCS1,-(6)	: PUT \$RSCS1 ON STACK
026072	104404			TYPEO		: TYPE STACK IN OCTAL
026074	104402	026100	1\$:	TYPE	+2	: ASCIZ " ER="
026106	017746	153002		MOV	\$RSER,-(6)	: PJT \$RSER ON STACK
026112	104404			TYPEO		: TYPE STACK IN OCTAL
026114	104402	026120	2\$:	TYPE	+2	: ASCIZ " CS2="
026126	017746	152750		MOV	\$RSCS2,-(6)	: PUT \$RSCS2 ON STACK
026132	104404			TYPEO		: TYPE STACK IN OCTAL
026134	032767	000200	176532	BIT	#200,.HLTCT	: TYPXT SECOND SET ?
026142	001076			BNE	SEEC	: YES
026144	032767	000100	176522	BIT	#AS,.HLTCT	: TYPTXT ER ?
026152	001410			BEQ	3\$	: NO
026154	104402	026160		TYPE	+2	: ASCIZ " AS="
026166	017746	152724		MOV	\$RSAS,-(6)	: PUT \$RSAS ON STACK
026172	104404			TYPEO		: TYPE STACK IN OCTAL
026174	032767	000020	176472	3\$:	BIT	: TYPTXT BUS ASSRESS
026202	001410			BEQ	4\$	: NO
026204	104402	026210		TYPE	+2	: ASCIZ " BA="
026216	017746	152664		MOV	\$RSBA,-(6)	: PUT \$RSBA ON STACK
026222	104404			TYPEO		: TYPE STACK IN OCTAL
026224	032767	000004	176442	4\$:	BIT	: TYPTXT DA ?
026232	001410			BEQ	5\$	: NO
026234	104402	026240		TYPE	+2	: ASCIZ " DA="
026246	017746	152636		MOV	\$RSDA,-(6)	: PUT \$RSDA ON STACK
026252	104404			TYPEO		: TYPE STACK IN OCTAL
026254	032767	000010	176412	5\$:	BIT	: TYPTXT WC?
026262	001410			BEQ	6\$	: NO
026264	104402	026270		TYPE	+2	: ASCIZ " WC="
026276	017746	152602		MOV	\$RSWC,-(6)	: PUT \$RSWC ON STACK
026302	104404			TYPEO		: TYPE STACK IN OCTAL
026304	032767	000040	176362	6\$:	BIT	: DRIVE STATUS
026312	001475			BEQ	PTDONE	: NO
026314	104402	026320		TYPE	..+2	: ASCIZ " DS="

ERSD-C RH70-RS04 MAINTENANCE MODE DIAGNOSTIC  
ERSDD.P11 23-JAN-78 13:36 STRAP - MACY11 30A(1052) 23-JAN-78 13:38 PAGE 148

SEG 0115

OPCODE	OPERAND	OPCODE	OPERAND	OPCODE	OPERAND	OPCODE	OPERAND
026326	017746 152560			MOV	JRSOS,-,6)	FUT JRSOS ON STACK	
026332	104404			TYPEO	JMP	TYPE STACK IN OCTAL	
026334	000167 000146	026340	042767 000200	176326	SEES.	GET OUT	
026346	032767 000240	176320		BIC	#200. HLTCT	CLEAR COMMON BIT	
026354	001410			BIT	#DT., HLTCT	TYPTXT DRIVE TYPE?	
026356	104402 026362			BEG	9\$	NO	
026370	017746 152532			TYPE	+c	ASCIZ " DT="	
026374	104404			MOV	JRSDT,-,(6)	PUT JRSDT ON STACK	
026376	032767 000210	176270	9\$:	TYPEO	BIT	TYPE STACK IN OCTAL	
026404	001410			BEQ	#DB., HLTCT	TYPTXT DATA BUFFER	
026406	104402 026412			TYPE	10\$	NO	
026420	017746 152476			MOV	JRSDB,-,(6)	ASCIZ " DB="	
026424	104404			TYPEO	+2	PUT JRSDB ON STACK	
026426	032767 000220	176240	10\$:	BIT	#MR., HLTCT	TYPE STACK IN OCTAL	
026434	001410			BEQ	11\$	TYPTXT MN?	
026436	104402 026442			TYPE	+2	NO	
026450	017746 152450			MOV	JRSMR,-,(6)	ASCIZ " MR="	
026454	104404			TYPEO	+2	PUT JRSMR ON STACK	
026456	032767 000204	176210	11\$:	BIT	#LA. HLTCT	TYPE STACK IN OCTAL	
026464	001410			BEQ	PTDONE	TYPTXT LA?	
026466	104402 026472			TYPE	+2	NO	
026500	017746 152414			MOV	JRSLA,-,(6)	ASCIZ " LA="	
026504	104404			TYPEO	+2	PUT JRSLA ON STACK	
026506	052767 100000	152452	PTDONE:	BIS	#BITS15 ONCEEE	TYPE STACK IN OCTAL	
026514	032767 000040	152444		BIT	#BITS15,ONCEEE	SET FORND ERROR FLAG	
026522	001466			BEQ	1S		
026524	104402 026530			TYPE	+2	ASCIZ <15><12>"MAINT CLOCK COUNT "	
026556	016767 152412	152442		MOV	MCCNT, WORK4	GET MAINT CLOCK COUNT	
026564	016767 152406	152430		MOV	MCCNT+2, WORK2	CAL NUMBERS FOR DOUBLE PRECISION	
026572	006167 152424			ROL	WORK2		
026576	006167 152424			ROL	WORK4		
026602	000241			CLC			
026604	016746 152416			MOV	WORK4,-,(6)	PUT WORK4 ON STACK	
026610	104406			TYPES		TYPE STACK IN OCTAL - SUPPRESS	
026612	012767 000005	152410	2\$:	MOV	#5 WORK5		
026620	005067 152406			CLR	WORK6		
026624	006167 152372			ROL	WORK2		
026630	006167 152376			ROL	WORK6		
026634	006167 152362			ROL	WORK2		
026640	006167 152366			ROL	WORK6		
026644	006167 152352			ROL	WORK2		
026650	006167 152356			ROL	WORK6		
026654	016746 152352			MOV	WORK6,-,(6)	PUT WORK6 ON STACK	
026660	104406			TYPES		TYPE STACK IN OCTAL - SUPPRESS	
026662	005367 152342			DEC	WORK5		
026666	001354			BNE	2\$	ASCIZ <15><12>	
026670	104402 026674	000046	1\$:	TYPE	+2	ACT11?	
026700	023737 000042			CMP	J#42, J#46	BR IF NO	
026706	001001			BNE	3\$		
026710	000000			HALT			
026712	000207			RTS	PC		
026714	000000		3\$:	.WORD	0	THIS WORD IS INSERTED TO INSURE INBUF	
				INBUF:	.BLKW	STARTS ON BOUNDARY OF 4,10 SEE AIDS PR#2507.	
026716	000300				300		

ZZ-CERSD-D RH70-RS04 MAINTENANCE MODE DIAGNOSTIC MAC111 30A(1052) 23-JAN-78 13.38 PAGE 148-1  
CERSDO.P11 23-JAN-78 13:36 STRAP - TRAP HANDLER

SEG C:16

027516 000300  
000001

OUTBUF: .BLKW 300  
.END

M09

ROEJK	020414	DRY	= 000200	LSTWD	023474	MRT2A	005126	REGCHG	021474
AS	- 000100	DS	= 000040	MCCNT	001174	MRT2B	005162	REPT1	001202
ATA	= 100000	DSCK	= 104426	MDATA	025676	MRT2C	005216	REPT1	001204
BA	= 000020	DT	= 000240	MPRO	= 172100	MRT3	005334	RMRCA1	010304
BAD	= .000000	DVNUM	= 002016	MR	= 000220	MRT4	005526	RMRCA2	010470
BAI	= 000010	ER	= 000002	MRACE	020174	MRT4A	005600	RMRCA3	010644
BEGIN	001234	ERR	= 040000	MRCAL	023404	MRT4B	005656	RMRCA4	011016
BEGIN1	000232	ERRORS	= 001002	MRCILF	006526	MRT4C	005710	RSAS	001116
BEGIN2	000226	E1910	022716	MRCK	= 104420	MRT4D	005762	RSBA	001106
BELL	= 000007	E1915	022725	MRCLK	= 104422	MRT4E	005770	RSBAB	001142
BITBA	= 004520	E192	022702	MRCRC	014324	MRT4F	006210	RSCS1	001100
BITCS2	= 004404	E197	022710	MRCRC1	014530	MRT4G	006242	RSCS1B	001134
BITST	= 004332	E2410	022655	MRCRC2	014604	MRVR	020500	RSCS2	001102
BITWC	= 004450	E2412	022664	MRCRC3	014706	MRVRR	021010	RSCS2B	001136
BITO	= 000001	E2415	022673	MRCRC4	015066	MRVR1	020640	RSDA	001110
BITI	= 000002	E242	022633	MRCRC5	015132	MRVR2	021014	RSDB	001122
BIT10	= 002000	E245	022641	MRDCK	015204	MRWCK	013460	RSDS	001112
BIT11	= 004000	E247	022647	MRDCK1	015410	MRWCK1	013634	RSDT	001126
BIT12	= 010000	E3010	022606	MRDCK2	015464	MRWCK2	013710	RSER	001114
BIT13	= 020000	E3012	022615	MRDCK3	015566	MRWCK3	014012	RSLA	001120
BIT14	= 040000	E3015	022624	MRDCK4	015746	MRWCK4	014212	RSMR	001124
BIT15	= 100000	E302	022564	MRDCK5	016012	MRWCK5	014256	RSREG	026002
BIT2	= 000004	E305	022572	MRDMD	= 104416	MRWRT	011552	RSVCPS	001132
BIT3	= 000010	E307	022600	MRDSEL	011232	MRWRT1	011720	RSVEC	001130
BIT4	= 000020	FILCHR	001014	MRD3	013040	MRWRT2	011774	RSHC	001104
BIT5	= 000040	FLAG2	001144	MRD4	013240	MRWRT3	012060	RSI'CB	001140
BIT6	= 000100	FLOTBA	003442	MRD5	013304	MRWRT1	010162	RSO	001156
BIT7	= 000200	FLOTDA	003742	MRD6	013342	MULSYS	021312	SAVEE	001172
BIT8	= 000400	FLOTWC	003602	MREX	017206	MULTII	001766	SC	= 100000
BIT9	= 001000	FUDGE	026714	MREX1	017402	N	= 000065	SCOPE	= 104400
CALRTB	023346	GENCRC	023552	MREX2	017456	NED	= 010000	SEEC	026340
CHKDV	002236	GETSP	= 104446	MREX3	017542	NEDDON	011452	SPASS	= 104450
CHG	021460	GOOD	= .000001	MRIFT	016126	NNDD	011542	STTEST	002102
CLKCNT	001206	HLT	= 104000	MRILF	006310	NOMI	000214	SWR	= 177570
CLKD1	= 104434	HLTADR	001012	MRIND	= 104430	NOMI1	000220	SW10	= 002000
CLKD2	= 104436	IADONE	016542	MRINT	= 104424	NOPERR	021364	SW11	= 004000
CLKR1	= 104440	ICNT	001000	MRLF1	006334	NOWEV	001152	SW12	= 010000
CLKR2	= 104442	IE	= 000100	MRLF2	006346	NOWGO	002416	SW13	= 020000
CLOCK	023114	ILFDON	007030	MRLF3	006746	NOWOD	001154	SW14	= 040000
CLROK	= 104414	INBIT	001210	MRDP	007032	ONCEE	001166	SW15	= 100000
CRCTAB	022424	INBUF	026716	MROPER	007222	OR	= 000200	SWB	= 000400
CRCTYP	022314	INFST	021224	MROPI	016544	OUTBUF	027516	SW9	= 001000
CRCWD	023530	INPUT	025472	MROPIA	016736	PCNT	001004	TBDIA	020726
CS1	= 000001	INT	004700	MRPAR	017060	PGE	= 002000	TIMES	024524
CS2	= 000200	INTDON	004770	MRRD	012472	PGTRAP	004754	TIMSV	001170
DA	= 000004	INTMR	020120	MRRD1	012662	PIP	= 020000	TPB	001020
DAO	= 001000	INTMRI	020170	MRRD2	012736	PS	= 177776	TPS	001016
DB	= 000210	IR	= 000100	MRRT1	010012	PSW	= 177776	TRE	= 040000
DCK	= 100000	LA	= 000204	MRSRC	007746	PTDONE	026506	TRMR	021531
DISPLA	= 177570	LA0	001010	MRSRCH	007564	QQ	= 000001	TRY	001776
DLT	= 100000	LBT	= 002000	MRTIME	004772	RBIT	= 104444	TRYNX	002212
DONE	021230	LSTEV	001146	MRTIM1	005040	RDLIN	= 104412	TSTEVB	022152
DONEE	002412	LSTOD	001150	MRT2	005116	RDOCT	= 104410	TST1	002440

## MAINTENANCE MODE DIAGNOSTIC SYMBOL TABLE

MAY 10 1952

23-JUN-75 14 38 PAGE 144

SE.

003472	TST36	005524	TST63	020172	XOR	024152	FR	025164	
003516	TST37	006306	TST64	020476	ZERONE	004512	PRF	024172	
003600	TST4	003170	TST7	003440	SEND0	021274	PRL	024176	
003632	TST40	007030	TTAGG	002664	SEND1	021304	PTT	024178	
003656	TST41	007220	TYPE0	= 104402	= 030316	PUVEC	025244		
003740	TST42	007562	TYPE0	= 104404	.CLKD1	022126	QC	= 000052	
003772	TST43	007744	TYPE0	= 104406	.CLKD2	022222	RBI	022734	
TST17	004016	TST44	010302	UNCMP	001164	.CLKR1	023104	RDLIN	025366
TST18	002662	TST45	010466	UNITSV	001162	.CLKR2	023334	RDOC	025250
TST20	004060	TST46	010642	UNNUM	001160	.CLRDK	025604	SAVR6	025242
TST21	004102	TST47	011014	WAITRY	025642	.DSCK	021700	SCOPE	024334
TST22	004124	TST5	003216	WC	= 000010	.GETSP	025724	SPASS	025764
TST23	004150	TST50	011230	WCE	= 040000	.HLT	024526	SVLAD	024456
TST24	004206	TST51	011542	WCRC	001200	.HLTCT	024674	SWOPT	= 163400
TST25	004224	TST52	012470	WK15	001212	.ILLUP	025236	BIT	021310
TST26	004272	TST53	013456	WORK	001214	.KIT	024476	TRAP	025512
TST27	004330	TST54	014314	WORK0	001216	.MRCK	021634	TRP	025530
TST28	0C3076	TST55	015174	WORK1	001220	.MRCLK	021604	TYPE	024176
TST29	004402	TST56	016124	WORK2	001222	.MRDMD	025632	TYPEB	024676
TST31	004446	TST57	016344	WORK3	001224	.MRIND	021662	TYPEO	024706
TST32	004516	TST6	003356	WORK4	001226	.MRINT	021576	TYPES	024716
TST33	004570	TST60	016542	WORK5	001230	.OVER	024502	XBY	021726
TST34	004676	TST61	017056	WORK6	001232	.POWER	025110		
TST35	004770	TST62	017176	XBIT	= 104432	.POWUP	02515-		

ABS. 030316 000

ERRORS DETECTED: 0

CERSDD, CERSDD, SEQ/NL:SEQ=CERSDD.SML,CERSDD.P11  
 RUN-TIME: 10:16 .4 SECONDS  
 RUN-TIME RATE: 569/27=20.5  
 CORE USED: 2.4 /41 PAGES

