

## IDENTIFICATION

PRODUCT CODE:           MAINDEC-11-DZDMC-R-D  
PRODUCT NAME:           BASIC W/R AND MICRO-PROCESSOR TESTS  
DATE:                    MAY 1977  
MAINTAINER:             DIAGNOSTICS  
AUTHOR:                 FAY BASHAW

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1976, 1977 by Digital Equipment Corporation

## 1. ABSTRACT

The function of the DMC11 diagnostics is to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and the all operations of the DMC11 are correct in its environment.

Parameters must be set up to alert the diagnostics to the DMC11 configuration. These parameters are contained in the STATUS TABLE and are generated in two ways: 1) Manual Input - the operator answers questions. 2) Autosizing - the program determines the parameters automatically.

DZDMC tests the DMC11 micro-processor (M8200-YA or M8200-YB). It performs write/read tests on the DMC unibus registers, checks the micro-processor operation, checks out Main Memory, scratch pad memory, the ALU functions as well as interrupts and NPR operation. DZDMC performs no tests on the line unit or any CROM dependent tests. It does not require a line unit to run. NOTE: This diagnostic will run on a KMC11 (M8204), however it is not advised that this diagnostic be used to check a KMC11, rather you should check a KMC11 with the KMC11 diagnostic package.

Currently there are five off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage.

NOTE: Additional diagnostics may be added in the future.

The five diagnostics are:

1. DZDMC [REV] Basic W/R and Micro-processor tests
2. DZDME [REV] DDCMP Line unit tests
3. DZDMF [REV] BITSTUFF Line unit tests
4. DZDMG [REV] Jump and CROM tests
5. DZDMH [REV] Free-running tests (Heat test tape)

## 2. REQUIREMENTS

## 2.1 EQUIPMENT

Any PDP11 family CPU (except an LSI-11) with minimum 8k memory ASR 33 (or equivalent)  
DMC11-AR (M8200-YA) or a DMC11-AL (M8200-YB)

## 2.2 STORAGE

Program will use all 8K of memory except where ABL and BOOTSTRAP LOADER reside. Locations 1500 thru 1640; contain the "STATUS TABLE" information which is generated at start of diagnostics by manual input (questions) or automatically (auto-sizing). This area is an overlay area and should not be altered by the operator.

## 3. LOADING PROCEDURE

### 3.1 METHOD

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK, MAGTAPE, DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address \*500

MEMORY \* SIZE

4k	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

- 3.1.1 Place address of ABS loader into switch register.  
(also place 'HALT' SW up)
- 3.1.2 Depress 'LOAD ADDRESS' key on console and release.
- 3.1.3 Depress 'START KEY' on console and release (program should now be loading into CPU)

## 4. STARTING PROCEDURE

- a. Set switch register to 000200
- b. Depress "LOAD ADDRESS" key and release
- c. Set SWR to zero for "AUTO SIZING" or SWR bit0=1 for manual input (questions) or SWR bit7=1 to use existing parameters set up by a previous start or a previously run DMC11 diagnostic.
- d. Depress "START KEY" and release. The program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

## MAP OF DMC11 STATUS

```

-----
PC      CSR      STAT1   STAT2   STAT3
--      ---      -----
001500 160010 145310 177777 000000
001510 160020 145320 177777 000000

```

The program will type 'R' and proceed to run the diagnostic. The above is only an example. This would indicate the status table starting at add. 1500 in the program. In this example the table contains the information and status of two DMC11'S. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. For information of status table see section 8.4 for help.

If the diagnostic was started with SW00=1 indicating manual parameter input then the following shows an example of the questions asked and some example answers:

HOW MANY DMC11'S TO BE TESTED?1

```

01
CSR ADDRESS?160010
VECTOR ADDRESS?310
BR PRIORITY LEVEL? (4,5,6,7)?5
DOES MICRO-PROCESSOR HAVE CPM? (Y OR N)?
WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF
M8202 TYPE "2"?1
IS THE LOOP BACK CONNECTOR ON?Y
SWITCH PAC#1 (DDCMP LINE#)?377
SWITCH PAC#2 (BM873 ROOT ADD)?377

```

Following the questions the status map is printed out as described above, the information in the map reflects the answers to the questions. If the diagnostic was started with SW00=0 and SW07=0 (AUTO-SIZING) then no questions are asked and only the status-map is printed out. If AUTO-SIZING is used the status information must be verified to be correct (match the hardware). If it does not match the hardware the diagnostic must be restarted with SW00=1 and the questions answered.

## 4.1 CONTROL SWITCH SETTINGS

SW 15 Set: Halt on error  
SW 14 Set: Loop on current test  
SW 13 Set: Inhibit error print out  
SW 12 Set: Inhibit type out/abell on error.  
SW 11 Set: Inhibit iterations, (quick pass)  
SW 10 Set: Escape to next test on error  
SW 09 Set: Loop with current data  
SW 08 Set: Catch error and loop on it  
SW 07 Set: Use previous status table,  
SW 06 Set: Halt in ROMCLK routine before clocking  
micro-processor  
SW 05 Set: Reserved  
SW 04 Set: Reserved  
SW 03 Set: Reselect DMC11's desired active  
SW 02 Set: Lock on selected test  
SW 01 Set: Restart program at selected test  
SW 00 Set: Build new status table from questions. (If SW07=0  
and SW00=0 a new status table is built by  
auto-sizing)

Switch 06 and 08-15 are dynamic and can be changed as needed while the diagnostic is running. Switches 00-03 and switch 07 are static, and are used only on starting or restarting the diagnostic.

## 4.1.2 SWITCH REGISTER OPTIONS (at start up)

- SW 01 RESTART PROGRAM AT SELECTED TEST. It is strongly suggested that at least one pass has been made before trying to select a test, the reason being is that the program has to clear areas and set up parameters. When this switch is used the diagnostic will ask TEST NO.? Answer by typing the number of the test desired and carriage return to begin execution at the selected test.
- SW 02 LOCK ON SELECTED TEST. This switch when used with SW01 will cause the program to constantly loop on the selected test. Hitting any key on the console will let it advance to the next test and loop until a key is hit again. If SW02=0 when SW01 is used. The program will begin at the selected test and continue normal operations.
- SW 03 RESELECT DMC11'S DESIRED ACTIVE. Please note that a message is typed out for setting the switch register equal to DMC11's active. This means if the system has four DMC11s; bits 00,01,02,03 will be set in loc 'DMACTV' from the switch register. Using this switch(SW00) alters that location; therefore if four DMC11s are in the system \*\*\*DO NOT\*\*\* set switches greater than SW 03 in the up position. This would be a fatal error. do not select more active DMC11s than there is information on in the status table.

METHOD: A: Load address 200  
B: Start with SW 00=1  
C: Program will type message  
D: Set a switch for each DMC desired active.  
EXAMPLE: If you have 4 DMC's but only want to run the first and the last set SWR bits 0 and 3 = 1. PRESS CONTINUE  
E: Number (IF VALID) will be in data lights (excluding 11/05)  
F: Set with any other switch settings desired. PRESS CONTINUE.

## 4.1.3 DYNAMIC SWITCHES

## ERROR SWITCHES

1. SW 12 Delete print out/bell on error.
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

## SCOPE SWITCHES

1. SW06 Halt in ROMCLK routine before clocking micro-processor instruction. This allows the operator to scope a micro-processor instruction in the static state before it is clocked. Hit continue to resume running.
2. SW09 (if enabled by 'SCOPI') on an error; If an '\*' is printed in front of the test no. (ex. \*TEST NO. 10 ) SW09 is incorporated in that test and therefore SW09 is usually the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enabled; and there is a HARD error (constant); SW08 is best. (SW14=1,0, SW10=0, SW09=0, SW08=1). for intermitten errors; SW14=1 will loop on test regardless of error or not error. (SW14=1, SW10=0, SW09=0, SW08=1,0)
3. SW11 Inhibit iterations.
4. SW14 Loop on current test.

## 4.2 STARTING ADDRESS

Starting address is at 000200 there are no other starting addresses for the DMC11 diagnostics. (See Section 4.0)

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after all available DMC11's are tested the program will return to 'XXDP' or 'ACT-11'.

## 5. OPERATING PROCEDURE

When program is initially started messages as described in section 4.0 will be printed, and program will begin running the diagnostic

PROGRAM AND/OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs.
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. If it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC of the ERROR REPORT this way the EXACT FUNCTION of the test CAN BE DETERMINED.

ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0). in most cases additional information will be supplied in the the error message to give the operator an indication of the error.

ERROR RECOVERY

If for some reason the DMC11 should 'HANG THE BUS' (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'TSTNO' (address 1226) for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the DMC11 was doing at the time of the error.

RESTRICTIONS

STARTING RESTRICTIONS

See section 4. (PLEASE)

Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completely isolate problems.

## 7.2 OPERATING RESTRICTIONS

The first time a DMC11 diagnostic is loaded into core and run the STATUS TABLE must be set up. This is done by manual input (SW00=1) or by autosizing (SW00=0 and SW07=0). Thereafter however the status table need not be setup by subsequent restarts or even loading the next DMC diagnostic because the STATUS TABLE is overlaid. The current parameters in the STATUS TABLE are used when SW07=1 on start up.

## 7.3 HARDWARE CONFIGURATION RESTRICTIONS

DMC11(MR200)- Jumper W1 must be in, and switch 7 of E76 must be in the OFF position.

KMC(MR204)- Jumper W1 must be in.

## 8. MISCELLANEOUS

## 8.1 EXECUTION TIME

All DMC11 device diagnostics will give an 'END PASS' message (providing no errors and sw12=0) within 4 mins. This is assuming SW11=1 (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration and the amount of memory in the system.

## 8.2 PASS COMPLETE

NOTE: EVERY time the program is started; the tests will run as if SW11 (delete iterations) was up (=1). This is to 'VERIFY NO HARD ERRORS' as soon as possible. Therefore the first pass -EACH TIME PROGRAM IS STARTED- will be a 'QUICK PASS' until all DMC11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

```
END PASS DZDMC CSR: 175000 VEC: 0300 PASSES: 000001
ERRORS: 000000
```

NOTE: The pass count and error counts are cumulative for each DMC11 that is running, and are set to zero only when the diagnostic is started. Therefore after an overnight run for example, the total passes and errors for each DMC11 since the diagnostic was started are reflected in PASSES: and ERRORS:.

8.4 KEY LOCATIONS

- RETURN (1214) Contains the address where program will return when iteration count is reached or if loop on test is asserted.
- NEXT (1216) Contains the address of the next test to be performed.
- TSTNO (1226) Contains the number of the test now being performed.
- RUN (1316) The bit in "RUN" always points to the DMC11 currently being tested. EXAMPLE: (RUN) 1302/0000000001000000 Means that DMC11 no.06 is the DMC11 now running.

DMCP00-DMCP17  
DMST00-DMST17  
(1500)-(1640)

These locations contain the information needed to test up to 16 (decimal) DMC11s sequentially. they contain the CSR,VECTOR and STATUS concerning the configuration of each DMC11.

- DMACTV (1306) Each bit set in this location indicates that the associated DMC11 will be tested in turn. EXAMPLE: (DMACTV) 1276/0000000000011111 means that DMC11 no. 00,01,02,03,04 will be tested. EXAMPLE: (DMACTV) 1276/0000000000010001 Means that DMC11 no. 00,04 will be tested.

- DMCSP (1404) Contains the CSR of the current DMC11 under test.

8.4A "STATUS TABLE" (1500-1640)

The table is filled by AUTO SIZING or by the manual parameter input (questions) as described previously. Also if desired by user; the locations may be altered by hand (toggled in) to suit the specific configuration.

The example status map shown below contains information for two DMC11'S. the table can contain up to 16 DMC11'S. Following the map is a description of the bits for each map entry

MAP OF DMC11 STATUS

```

-----
PC      CSR      STAT1  STAT2  STAT3
--      --      -----
001500 160010 145310 177777 000000
001510 160020 016320 000000 000000
    
```

Each map entry contains 4 words which contain the status information for 1 DMC11. The PC shows where in core memory the first of the 4 words is. In the example above the first DMC'S status is in locations, 1500, 1502, 1504, and 1506. The second DMC status is located at 1510, 1512, 1514, and 1516. The information contained in each 4 word entry is defined as follows:

CSR: Contains DMC11 CSR address

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS  
BIT15=1 MICRO-PROCESSOR HAS CPAM  
BIT15=0 MICRO-PROCESSOR HAS CROM  
BIT14=1 TURNAROUND CONNECTOR IS ON  
BIT14=0 NO TURNAROUND CONNECTOR  
BIT13=0 LINE UNIT IS AN M8201  
BIT13=1 LINE UNIT IS AN M8202  
BIT12=1 NO LINE UNIT  
BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)  
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 RUN FREE RUNNING TESTS ON KMC11  
BIT1=0 DMC11-AR (LOW SPEED)  
BIT1=1 DMC11-AL (HIGH SPEED)

## 8.5 METHOD OF AUTO SIZING

### 8.5.1 FINDING THE CONTROL STATUS REGISTER.

The auto-sizing routine finds a DMC11 as follows: It starts at address 160000 and tests all address in increments of 10 up to and including address 167760. If the address does not time out, the following is done, the first CROM address is written to a 125252 then it is read back. If it contains a -1 or 125252 or 626 or 16520 a DMC11 or KMC11 has been found, if not, the address is updated by 10 and the search continues. A -1 indicates a DMC11 with no CROM, a 125252 indicates a KMC11 with CRAM, a 626 indicates a DMC11-AL and a 16520 indicates a DMC11-AP. Further tests are performed at this point to determine which line unit, if any, is installed, if a loop-back connector is installed and various switch settings on the line unit. THIS IS WHY THE STATUS TABLE MUST BE VERIFIED BY THE USER AND IF ANY OF THE INFORMATION DOES NOT AGREE WITH THE HARDWARE THE DIAGNOSTIC MUST BE RESTARTED AND THE QUESTIONS MUST BE ANSWERED. All DMC11's in the system will be found by the auto-sizer. If it does not find a DMC11 the diagnostic must be restarted and the questions answered.

### 8.5.2 FINDING THE VECTOR AND BR LEVEL

The vector area (address 300-776) is filled with the instruction IOT and '+2' (next address). The processor status is started at 7 and the DMC is programmed to interrupt. The PS is lowered by 1 until the DMC interrupts, a delay is made and if no interrupt occurs at PS level 3 (because of a bad DMC11) the program assumes vector address 300 at BR level 5 and the problem should be fixed in the diagnostic. Once the problem is fixed; the program should be re-setup again to get correct vector. If an interrupt occurred; the address to which the DMC11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you; there is a problem and AUTO SIZING should not be done.

## 8.6 SOFTWARE SWITCH REGISTER

If the diagnostic is run on an 11/04 or other CPU without a switch register then a software switch register is used to allow user the same switch options as described previously. If the hardware switch register does not exist or if one does and it contains all ones (177777) this software switch register is used.

### Control:

To obtain control at any allowable time during execution of the diagnostic the operator types a CTRL G on the console terminal keyboard. As soon as the CTRL G is recognized, by the diagnostic, the following message will be displayed:

SWR=XXXXXX NEW?

Where XXXXXX is the current contents of the software switch register in octal. The software control routine will then await operator action. At which time the operator is required to type one or more of the legal characters: 1) 0 - 7, 2) line feed(<LF>), 3) carriage return(<CR>), or 4) control-U (CTRL U). No check is made for legality. If the input character is not a <LF>, <CR>, or CTRL U it is assumed to be an octal digit.

To change the contents of the SSR the operator simply types the new desired value in octal - leading zeros need not be typed. And terminates the input string with a <CR> or <LF> depending on the program action desired as described below. The input value will be truncated to the last 6 digits typed. At least one digit must be typed on any given input string prior to the terminator before a change to the SSR will occur.

When the input string is terminated with a <CR> the diagnostic will continue execution from the point at which it was interrupted. If a <CR> is the only thing typed the program will continue without changing the SSR. The <LF> differs from the <CR> by restarting the program as if it were restarted at address 200.

If a CTRL U is typed at any point in the input string prior to the terminator the input value will be disregarded and the prompt displayed (SWR = XXXXXX NEW?).

To set the SSR for the starting switches, first load the diagnostic, then hit CTRL G, then start the diagnostic.

DOCUMENT  
\*\*\*\*\*  
DZDMC LST  
\*\*\*\*\*

COPYRIGHT 1977  
DIGITAL EQUIPMENT CORPORATION  
MAYNAPD, MASS. 01754

6        MAINDEC-11-DZDMC-8    BASIC DMC11 CONTROLLER TEST  
          COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754  
          -----

1668     \*\*\*\*\* TEST 1 \*\*\*\*\*  
          VERIFY THAT REFFRENCING UNIBUS DEVICE REGISTERS  
          DOES NOT CAUSE A TIME OUT TRAP

1697     \*\*\*\*\* TEST 2 \*\*\*\*\*  
          VERIFY THAT RUN CAN BE CLEAPED

1714     \*\*\*\*\* TEST 3 \*\*\*\*\*  
          UNIBUS REGISTER WORD DUAL ADDRESSING TEST  
          LOAD ALL REGISTERS WITH INCREMENTING PATTERN  
          READ BACK ALL REGISTERS TO VERIFY COPRECT ADDRESSING

1756     \*\*\*\*\* TEST 4 \*\*\*\*\*  
          CONTROL STATUS REGISTER WRITE/READ TEST  
          SET BIT0, VERIFY BIT0 WAS SET  
          CLEAR BIT0, VERIFY BIT0 WAS CLEARED

1786     \*\*\*\*\* TEST 5 \*\*\*\*\*  
          CONTROL STATUS REGISTER WRITE/READ TEST  
          SET BIT1, VERIFY BIT1 WAS SET  
          CLEAR BIT1, VERIFY BIT1 WAS CLEARED

1816     \*\*\*\*\* TEST 6 \*\*\*\*\*  
          CONTROL STATUS REGISTER WRITE/READ TEST  
          SET BIT2, VERIFY BIT2 WAS SET  
          CLEAR BIT2, VERIFY BIT2 WAS CLEARED

1846     \*\*\*\*\* TEST 7 \*\*\*\*\*  
          CONTROL STATUS REGISTER WRITE/READ TEST  
          SET BIT5, VERIFY BIT5 WAS SET  
          CLEAR BIT5, VERIFY BIT5 WAS CLEARED

1876     \*\*\*\*\* TEST 10 \*\*\*\*\*  
          CONTROL STATUS REGISTER WRITE/READ TEST  
          SET BIT6, VERIFY BIT6 WAS SET  
          CLEAR BIT6, VERIFY BIT6 WAS CLEARED

1906     \*\*\*\*\* TEST 11 \*\*\*\*\*  
          CONTROL STATUS REGISTER WRITE/READ TEST  
          SET BIT7, VERIFY BIT7 WAS SET  
          CLEAR BIT7, VERIFY BIT7 WAS CLEARED

1936     \*\*\*\*\* TEST 12 \*\*\*\*\*  
          CONTROL STATUS REGISTER WRITE/READ TEST  
          SET BIT9, VERIFY BIT9 WAS SET  
          CLEAR BIT9, VERIFY BIT9 WAS CLEARED

1966 \*\*\*\*\* TEST 13 \*\*\*\*\*  
CONTROL STATUS REGISTER WRITE/READ TEST  
SET BIT11, VERIFY BIT11 WAS SET  
CLEAR BIT11, VERIFY BIT11 WAS CLEARED

1996 \*\*\*\*\* TEST 14 \*\*\*\*\*  
CONTROL STATUS REGISTER WRITE/READ TEST  
SET BIT12, VERIFY BIT12 WAS SET  
CLEAR BIT12, VERIFY BIT12 WAS CLEARED

2026 \*\*\*\*\* TEST 15 \*\*\*\*\*  
CONTROL OUT REGISTER WRITE/READ TEST  
SET BIT0, VERIFY BIT0 WAS SET  
CLEAR BIT0, VERIFY BIT0 WAS CLEARED

2056 \*\*\*\*\* TEST 16 \*\*\*\*\*

2057 CONTROL OUT REGISTER WRITE/READ TEST  
SET BIT1, VERIFY BIT1 WAS SET  
CLEAR BIT1, VERIFY BIT1 WAS CLEARED

2086 \*\*\*\*\* TEST 17 \*\*\*\*\*  
CONTROL OUT REGISTER WRITE/READ TEST  
SET BIT2, VERIFY BIT2 WAS SET  
CLEAR BIT2, VERIFY BIT2 WAS CLEARED

2116 \*\*\*\*\* TEST 20 \*\*\*\*\*  
CONTROL OUT REGISTER WRITE/READ TEST  
SET BIT6, VERIFY BIT6 WAS SET  
CLEAR BIT6, VERIFY BIT6 WAS CLEARED

2146 \*\*\*\*\* TEST 21 \*\*\*\*\*  
CONTROL OUT REGISTER WRITE/READ TEST  
SET BIT7, VERIFY BIT7 WAS SET  
CLEAR BIT7, VERIFY BIT7 WAS CLEARED

2176 \*\*\*\*\* TEST 22 \*\*\*\*\*  
CONTROL OUT REGISTER WRITE/READ TEST  
SET BIT12, VERIFY BIT12 WAS SET  
CLEAR BIT12, VERIFY BIT12 WAS CLEARED

2206 \*\*\*\*\* TEST 23 \*\*\*\*\*  
CONTROL OUT REGISTER WRITE/READ TEST  
SET BIT13, VERIFY BIT13 WAS SET  
CLEAR BIT13, VERIFY BIT13 WAS CLEARED

2236 \*\*\*\*\* TEST 24 \*\*\*\*\*  
  
PORT4 REGISTER WRITE/READ TEST  
FLOAT A ONE THROUGH PORT4 REGISTER  
FLOAT A ZERO THROUGH PORT4 REGISTER

2279 \*\*\*\*\* TEST 25 \*\*\*\*\*  
PORT6 REGISTER WRITE/READ TEST

2281 FLOAT A ONE THROUGH PORT6 REGISTER  
FLOAT A ZERO THROUGH PORT6 REGISTER

2322 \*\*\*\*\* TEST 26 \*\*\*\*\*  
UNIPUS REGISTER BYTE DUAL ADDRESSING TEST  
LOAD ALL REGISTERS WITH INCREMENTING PATTERN  
READ BACK ALL REGISTERS TO VERIFY CORRECT ADDRESSING

2364 \*\*\*\*\* TEST 27 \*\*\*\*\*  
MAINTENANCE INSTRUCTION REGISTER TEST  
VERIFY THAT THE MAINT IR CAN BE WRITTEN TO ALL ZEROS'  
AND ALL ONES'. VERIFY THAT IT IS CLEARED ON A BUS RESET.

2405 \*\*\*\*\* TEST 30 \*\*\*\*\*  
MAINTENANCE INSTRUCTION REGISTER TEST  
VERIFY THAT THE MAINT IR CAN BE WRITTEN TO ALL ZEROS'  
AND ALL ONES'. VERIFY THAT IT IS CLEARED ON A MASTER RESET.

2446 \*\*\*\*\* TEST 31 \*\*\*\*\*  
MICRO PROCESSOR TEST  
LOAD DMP06 WITH A MICRO-PROCESSOR INSTRUCTION, CLOCK IT

2449 VERIFY INSTRUCTION EXECUTED PROPERLY  
INSTRUCTION SHOULD MOVE IBUS\*4 TO IBUS\*5, IBUS\*4 IS ALL 1'S  
AND IBUS\*5 IS ALL 0'S. RESULT SHOULD BE ALL 1'S IN SEL4

2473 \*\*\*\*\* TEST 32 \*\*\*\*\*  
MICRO PROCESSOR IBUS\* REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS\* REGISTER 0  
FLOAT A 0 THROUGH IBUS\* REGISTER 0

2529 \*\*\*\*\* TEST 33 \*\*\*\*\*  
MICRO PROCESSOR IBUS\* REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS\* REGISTER 2  
FLOAT A 0 THROUGH IBUS\* REGISTER 2

2585 \*\*\*\*\* TEST 34 \*\*\*\*\*  
MICRO PROCESSOR IBUS\* REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS\* REGISTER 4  
FLOAT A 0 THROUGH IBUS\* REGISTER 4

2637 \*\*\*\*\* TEST 35 \*\*\*\*\*  
MICRO PROCESSOR IBUS\* REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS\* REGISTER 5  
FLOAT A 0 THROUGH IBUS\* REGISTER 5

2689 \*\*\*\*\* TEST 36 \*\*\*\*\*  
MICRO PROCESSOR IBUS\* REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS\* REGISTER 10  
FLOAT A 0 THROUGH IBUS\* REGISTER 10  
THE NPR RQ BIT (BIT 0) IS MASKED DURING THIS TEST

2746 \*\*\*\*\* TEST 37 \*\*\*\*\*  
MICRO PROCESSOR IBUS\* REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS\* REGISTER 11  
FLOAT A 0 THROUGH IBUS\* REGISTER 11  
THE BP RQ BIT, PGM CLOCK BIT, FORCE POWER FAIL BIT  
(BITS 7,4,1) ARE ALL MASKED DURING THIS TEST

2908 \*\*\*\*\* TEST 40 \*\*\*\*\*  
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS REGISTER 0  
FLOAT A 0 THROUGH IBUS REGISTER 0

2960 \*\*\*\*\* TEST 41 \*\*\*\*\*  
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS REGISTER 1  
FLOAT A 0 THROUGH IBUS REGISTER 1

2912 \*\*\*\*\* TEST 42 \*\*\*\*\*  
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS REGISTER 2  
FLOAT A 0 THROUGH IBUS REGISTER 2

2964 \*\*\*\*\* TEST 43 \*\*\*\*\*  
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS REGISTER 3  
FLOAT A 0 THROUGH IBUS REGISTER 3

3016 \*\*\*\*\* TEST 44 \*\*\*\*\*  
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS REGISTER 4  
FLOAT A 0 THROUGH IBUS REGISTER 4

3068 \*\*\*\*\* TEST 45 \*\*\*\*\*  
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS REGISTER 5  
FLOAT A 0 THROUGH IBUS REGISTER 5

3120 \*\*\*\*\* TEST 46 \*\*\*\*\*

3121 MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS REGISTER 6  
FLOAT A 0 THROUGH IBUS REGISTER 6

3172 \*\*\*\*\* TEST 47 \*\*\*\*\*  
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST  
FLOAT A 1 THROUGH IBUS REGISTER 7  
FLOAT A 0 THROUGH IBUS REGISTER 7

3224 \*\*\*\*\* TEST 50 \*\*\*\*\*  
MICRO PROCESSOR IBUS DUAL ADDRESS TEST  
WRITE ALL IBUS REGISTERS WITH INCREMENTING PATTERN  
READ ALL IBUS REGISTERS TO VERIFY CORRECT ADDRESSING

3285 \*\*\*\*\* TEST 51 \*\*\*\*\*  
MICRO PROCESSOR BR REGISTER TEST  
FLOAT A 1 THROUGH THE BR  
FLOAT A 0 THROUGH THE BR

3336 \*\*\*\*\* TEST 52 \*\*\*\*\*  
SCRATCH PAD TEST  
FLOAT A 1 THROUGH EACH SCRATCH PAD LOCATION  
FLOAT A 0 THROUGH EACH SCRATCH PAD LOCATION

3402 \*\*\*\*\* TEST 53 \*\*\*\*\*  
SCRATCH PAD DUAL ADDRESSING TEST  
WRITE AN INCREMENTING PATTERN IN ALL SP LOCATIONS  
READ ALL SP LOCATIONS TO VERIFY CORRECT ADDRESSING

3462 \*\*\*\*\* TEST 54 \*\*\*\*\*  
INTERPUPT TEST  
TEST THAT DEVICE CAN INTEPRUPT TO VECTOR A

3491 \*\*\*\*\* TEST 55 \*\*\*\*\*  
INTERPUPT TEST  
TEST THAT DEVICE CAN INTERRUPT TO VECTOR B

3519 \*\*\*\*\* TEST 56 \*\*\*\*\*  
PRIORITY INTERRUPT TESTS  
SET PS TO ALL BR LEVELS EQUAL OR GREATER THAN  
THE DMC11 LEVEL, VERIFY THAT DMC11 DOES NOT INTERRUPT

3557 \*\*\*\*\* TEST 57 \*\*\*\*\*  
PRIORITY INTEPRUPT TESTS  
SET PS TO ALL BR LEVELS LESS THAN THE DMC11 LEVEL  
VERIFY THAT THE DMC11 WILL INTERRUPT

3601 \*\*\*\*\* TEST 60 \*\*\*\*\*  
NPR TEST  
TEST OF DAT0, 1 WORD FROM UPROC TO 11 MEMORY

3634 \*\*\*\*\* TEST 61 \*\*\*\*\*  
NPR TEST  
TEST OF DAT1, 1 WORD FROM 11 MEMORY TO UPROC

3670 \*\*\*\*\* TEST 62 \*\*\*\*\*  
NPR TEST  
TEST OF DATOB, 1 BYTE FROM UPROC TO 11 MEMORY

3702 \*\*\*\*\* TEST 63 \*\*\*\*\*  
TEST OF EA BITS 16 AND 17  
DO A DATO TO AN ADDRESS USING OUT BA BITS 16 AND 17  
VERIFY CORRECT RESULTS

3741 \*\*\*\*\* TEST 64 \*\*\*\*\*  
TEST OF EA BITS 16 AND 17  
DO A DATI USING IN BA BITS 16 AND 17  
VERIFY CORRECT RESULTS

3777 \*\*\*\*\* TEST 65 \*\*\*\*\*  
NPR NON-EXISTENT MEMORY TEST  
DO A DATO TO A NON-EXISTENT ADDRESS  
VERIFY THAT THE NON-EXISTENT BIT SET IN IBUS REG 11

3812 \*\*\*\*\* TEST 66 \*\*\*\*\*  
NPR NON-EXISTENT MEMORY TEST  
DO A DATI FROM A NON-EXISTENT ADDRESS  
VERIFY THAT THE NON-EXISTENT BIT SET IN IBUS REG 11

3847 \*\*\*\*\* TEST 67 \*\*\*\*\*  
NPR TEST

3849 USING DATO, NPR A BINARY COUNT (0-377 )  
FROM MICRO-PROCESSOR TO ALL AVAILABLE MEMORY

3903 \*\*\*\*\* TEST 70 \*\*\*\*\*  
MAIN MEMORY TEST

3905 FLOAT A 1 THROUGH ALL MAIN MEMORY LOCATIONS

3943 \*\*\*\*\* TEST 71 \*\*\*\*\*  
MAIN MEMORY TEST  
FLOAT A 0 THROUGH ALL MAIN MEMORY LOCATIONS

3985 \*\*\*\*\* TEST 72 \*\*\*\*\*  
MAIN MEMORY DUAL ADDRESSING TEST  
LOAD EACH MEMORY LOCATION WITH ITS OWN ADDRESS  
READ BACK EACH LOCATION TO VERIFY CORRECT ADDRESSING

4041 \*\*\*\*\* TEST 73 \*\*\*\*\*  
MAR TEST  
PERFORM DUAL ADDRESSING TEST  
USING MAR AUTO-INC FEATURE

4087 \*\*\*\*\* TEST 74 \*\*\*\*\*  
ALU C BIT TEST  
TEST THAT AN ADD OF 377 AND 377 WILL SET THE C BIT

4125 \*\*\*\*\* TEST 75 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION SEL B WITH C BIT CLEARED  
ALU FUNCTION (B) CODE=11

4129 LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4174 \*\*\*\*\* TEST 76 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION SEL A WITH C BIT CLEARED  
ALU FUNCTION (A) CODE=10  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4223 \*\*\*\*\* TEST 77 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A OR NOTB WITH C BIT CLEARED  
ALU FUNCTION (A OR NOTB) CODE=12  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4272 \*\*\*\*\* TEST 100 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A AND B WITH C BIT CLEARED  
ALU FUNCTION (A AND B) CODE=13  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4321 \*\*\*\*\* TEST 101 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A OR B WITH C BIT CLEARED  
ALU FUNCTION (A OR B) CODE=14  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4370 \*\*\*\*\* TEST 102 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A XOR B WITH C BIT CLEARED  
ALU FUNCTION (A XOR B) CODE=15  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4419 \*\*\*\*\* TEST 103 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION ADD WITH C BIT CLEARED  
ALU FUNCTION (A PLUS B) CODE=00  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4169 \*\*\*\*\* TEST 104 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION 2A W/C WITH C BIT CLEARED  
ALU FUNCTION (A PLUS A PLUS C) CODE=6  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4517 \*\*\*\*\* TEST 105 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION SUB WITH C BIT CLEARED  
ALU FUNCTION (A-B) CODE=16

4521 LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4566 \*\*\*\*\* TEST 106 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION ADD W/C WITH C BIT CLEARED  
ALU FUNCTION (A PLUS B PLUS C) CODE=01  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4615 \*\*\*\*\* TEST 107 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION SUB W/C WITH C BIT CLEARED  
ALU FUNCTION (A-B-C) CODE=2  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4664 \*\*\*\*\* TEST 110 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION INC A WITH C BIT CLEARED  
ALU FUNCTION (A PLUS 1) CODE=3  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4713 \*\*\*\*\* TEST 111 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION 2A WITH C BIT CLEARED  
ALU FUNCTION (A PLUS A) CODE=5  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4767 \*\*\*\*\* TEST 112 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A PLUS C WITH C BIT CLEARED  
ALU FUNCTION (A PLUS C) CODE=4  
  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4811 \*\*\*\*\* TEST 113 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION 2'S COMP SUB WITH C BIT CLEARED  
ALU FUNCTION (A-B-1) CODE=17  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4860 \*\*\*\*\* TEST 114 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION DEC A WITH C BIT CLEARED  
ALU FUNCTION (A-1) CODE=7  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4909 \*\*\*\*\* TEST 115 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION SEL P WITH C BIT SET  
ALU FUNCTION (B) CODE=11

4913 LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

4958 \*\*\*\*\* TEST 116 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION SEL A WITH C BIT SET  
ALU FUNCTION (A) CODE=10  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5007 \*\*\*\*\* TEST 117 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A OR NOTB WITH C BIT SET  
ALU FUNCTION (A OR NOTB) CODE=12  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5056 \*\*\*\*\* TEST 120 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A AND B WITH C BIT SET  
ALU FUNCTION (A AND B) CODE=13  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5105 \*\*\*\*\* TEST 121 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A OR B WITH C BIT SET  
ALU FUNCTION (A OR B) CODE=14  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5154 \*\*\*\*\* TEST 122 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A XOR B WITH C BIT SET  
ALU FUNCTION (A XOR B) CODE=15  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5203 \*\*\*\*\* TEST 123 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION ADD WITH C BIT SET  
ALU FUNCTION (A PLUS B) CODE=00  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5252 \*\*\*\*\* TEST 124 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION 2A W/C WITH C BIT SET  
ALU FUNCTION (A PLUS A PLUS C) CODE=6  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5301 \*\*\*\*\* TEST 125 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION SUB WITH C BIT SET  
ALU FUNCTION (A-B) CODE=16

5305 LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5350 \*\*\*\*\* TEST 126 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION ADD W/C WITH C BIT SET  
ALU FUNCTION (A PLUS B PLUS C) CODE=01  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5399 \*\*\*\*\* TEST 127 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION SUB W/C WITH C BIT SET  
ALU FUNCTION (A-B-C) CODE=2  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5448 \*\*\*\*\* TEST 130 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION INC A WITH C BIT SET  
ALU FUNCTION (A PLUS 1) CODE=3  
  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5497 \*\*\*\*\* TEST 131 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION 2A WITH C BIT SET  
ALU FUNCTION (A PLUS A) CODE=5  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5546 \*\*\*\*\* TEST 132 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION A PLUS C WITH C BIT SET  
ALU FUNCTION (A PLUS C) CODE=4  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5595 \*\*\*\*\* TEST 133 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION 2'S COMP SUB WITH C BIT SET  
ALU FUNCTION (A-B-1) CODE=17  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5644 \*\*\*\*\* TEST 134 \*\*\*\*\*  
ALU TEST  
TEST OF ALU FUNCTION DEC A WITH C BIT SET  
ALU FUNCTION (A-1) CODE=7  
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA  
PERFORM THE FUNCTION, VERIFY THE RESULTS

5693 \*\*\*\*\* TEST 135 \*\*\*\*\*  
TEST OF PROGRAM CLOCK BIT  
DO A MASTER CLEAR, VERIFY THAT PROGRAM CLOCK IS SET  
WRITE PROGRAM CLOCK BIT TO A ONE, VERIFY THAT IT CLEARS,

5697 AND THEN SETS SOME TIME LATER

5734 \*\*\*\*\* TEST 136 \*\*\*\*\*  
FORCE POWER FAIL TEST  
SET FORCE POWER FAIL BIT VERIFY THAT PROCESSOR TRAPS TO 24  
GOING DOWN AND COMING UP. VERIFY ALSO THAT BUS INIT WAS  
BLOCKED FROM GETTING TO THE DMC DURING THE POWER FAIL  
THIS TEST MAY HANG ON SOME PROCESSORS IF AN M9301 IS PRESENT.  
TO AVOID HANGING SW02 (POWER ON REBOOT ENABLE) ON THE M9301  
MUST BE IN THE OFF POSITION, THIS TEST WILL ALSO FAIL IF THE  
CPU POWER FAIL VECTOR IS SET TO ANY LOCATION OTHER THAN 24.  
IF THIS TEST HANGS OR FAILS DUE TO EITHER REASON ABOVE THE  
FOLLOWING PATCH MAY BE INSTALLED TO SKIP THIS TEST:

LOC 33362 WAS 33532 SB 33724

5789

\*\*\*\*\* TEST 137 \*\*\*\*\*  
MICRO-PROCESSOR NOISE TEST  
WRITE ALL ZERO'S THEN ALL ONE'S THEN A DATA PATTERN  
TO THE IBUS\* AND JBUS REGISTERS AND TO THE SP AND MAIN MEM  
THEN GO BACK AND READ THE DATA PATEPNS TO VERIFY THAT  
PEADING AND WRITING OF OTHER LOCATIONS AND REGISTERS  
DID NOT CHANGE THE DATA.



```

1
2
3
4
5
6
7      ;*MAINDFC-11=DZDMC-B BASIC DMC11 CONTROLLER TEST
8      ;*COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., WAYNARD, MASS, 01754
9      ;-----
10     ;STARTING PROCEDURE
11     ;LOAD PROGRAM
12     ;LOAD ADDRESS 000200
13     ;SWP=0 AUTOSIZE DMC11
14     ;SW07=1 USE CURRENT DMC11 PARAMETERS
15     ;SW00=1 INPUT NEW DMC11 PARAMETERS
16     ;PRESS START
17     ;PROGRAM WILL TYPE "MAINDEC-11=DZDMC-B BASIC DMC11 CONTROLLER TEST"
18     ;PROGRAM WILL TYPE STATUS MAP
19     ;PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
20     ;AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
21     ;AND THEN RESUME TESTING
22     ;SUBSEQUENT RESTARTS WILL NOT TYPE PROGRAM TITLE
23
24
25
26
27     ;SWITCH REGISTER OPTIONS
28     ;-----
29
30     100000      SW15=100000      ;=1, HALT ON ERROR
31     040000      SW14=40000      ;=1, LOOP ON CURRENT TEST
32     020000      SW13=20000      ;=1, INHIBIT ERROR TYPEOUT
33     010000      SW12=10000      ;=1, DELETE TYPEOUT/BELL ON ERROR,
34     004000      SW11=4000      ;=1, INHIBIT ITERATIONS
35     002000      SW10=2000      ;=1, ESCAPE TO NEXT TEST ON ERROR
36     001000      SW09=1000      ;=1, LOOP WITH CURRENT DATA
37     000400      SW08=400        ;=1, LOOP ON ERROR
38     000200      SW07=200        ;=1, USE CURRENT DMC11 PARAMETERS, =0, AUTOSIZE DMC11
39     000100      SW06=100        ;=1, HALT BEFORE CLOCKING MICRO-PROCESSOR INSTRUCTION
40     000040      SW05=40         ;
41     000020      SW04=20         ;
42     000010      SW03=10         ;RESELECT DMC11'S TO BE TESTED (ACTIVE)
43     000004      SW02=4          ;LOCK ON TEST SELECT
44     000002      SW01=2          ;RESTART PROGRAM AT SELECTED TEST
45     000001      SW00=1          ;INPUT DMC11 PARAMETERS
  
```

```

46
47
48     ;REGISTER DEFINITIONS
49     ;-----
50
51     000000      R0=#0           ;GENERAL REGISTER
52     000001      R1=#1           ;GENERAL REGISTER
53     000002      R2=#2           ;GENERAL REGISTER
54     000003      R3=#3           ;GENERAL REGISTER
55     000004      R4=#4           ;GENERAL REGISTER
56     000005      R5=#5           ;GENERAL REGISTER
57     000006      SP=#6           ;PROCESSOR STACK POINTER
58     000007      PC=#7           ;PROGRAM COUNTER
59
60     ;LOCATION EQUIVALENCIES
61     ;-----
62
63     177776      PS=177776      ;PROCESSOR STATUS WORD
64     001200      STACK=1200     ;START OF PROCESSOR STACK
65
66     ;INSTRUCTION DEFINITIONS
67     ;-----
68
69     005746      PUSH1SP=5746    ;DECREMENT PROCESSOR STACK 1 WORD
70     005726      POP1SP=5726     ;INCREMENT PROCESSOR STACK 1 WORD
71     010046      PUSHRO=10046    ;SAVE R0 ON STACK
72     012600      POPRO=12600     ;RESTORE R0 FROM STACK
73     024646      PUSH2SP=24646   ;DECREMENT STACK TWICE
74     022626      POP2SP=22626    ;INCREMENT STACK TWICE
75     ;EQUIV EMT,HLT ;BASIC DEFINITION OF ERROR CALL
76
77     ;BIT DEFINITIONS
78     ;-----
79
80     100000      BIT15=100000
81     040000      BIT14=40000
82     020000      BIT13=20000
83     010000      BIT12=10000
84     004000      BIT11=4000
85     002000      BIT10=2000
86     001000      BIT9=1000
87     000400      BIT8=400
88     000200      BIT7=200
89     000100      BIT6=100
90     000040      BIT5=40
91     000020      BIT4=20
92
93     000010      BIT3=10
94     000004      BIT2=4
95     000002      BIT1=2
96     000001      BIT0=1
97
  
```

```

99
100
101
102
103
104
105
106
107
108      000000
109
110
111
112
113      000024      005336
114      000024      000340
115      000030      004750
116      000032      000340
117      000034      004716
118      000036      000340
119
120      000040      000000
121      000042      000000
122      000044      000000
123      000046      003522
124
125      000052      040000
126
127
128
129
130      000174      000000
131      000176      000000
132
133
134      000200      000137      002002
135
136
137
138      001000      005377      040515      047111
139      001025      102      051501      041511
140
141
142
143
144      001200      177570
145      001202      177570

```

```

;*****
;-----
;TRAPCATCHER FOR ILLEGAL INTERRUPTS
;THE STANDARD "TRAP CATCHER" IS PLACED
;BETWEEN ADDRESS 0 TO ADDRESS 776.
;IT LOOKS LIKE "PC+2 HALT".
;-----
;*****

;.#0
;STANDARD INTERRUPT VECTORS
;-----

;.#24
.PFAIL      ;POWER FAIL HANDLER
340         ;SERVICE AT LEVEL 7
.HLT        ;ERROR HANDLER
340         ;SERVICE AT LEVEL 7
.TRPSRV     ;GENERAL HANDLER DISPATCH SERVICE
340         ;SERVICE AT LEVEL 7

;.#40
0           ;SAVE FOR ACT-11 OR XXDP
0           ;RETURN ADDRESS IF UNDER ACT-11 OR XXDP
0           ;SAVE FOR ACT-11 OR XXDP
.ENDAD      ;FOR USE WITH ACT-11 OR XXDP

;.#52
BIT14      ;ACT-11 PROGRAM CHARACTERISTICS
           ;BIT14=1 PROGRAM EXECUTION TIME
           ;IS MEMORY SIZE DEPENDENT

;.#174
DISPREG:0  ;SOFTWARE DISPLAY REGISTER
SWREG: 0   ;SOFTWARE SWITCH REGISTER

;.#200
JMP        ;START          ;GO TO START OF PROGRAM

;.#1000
MTITLE:    ;ASCII <377><12>/MAINDEC-11-DZDMC-R/<377>
           ;ASCIZ /BASIC DMC11 CONTROLLER TEST/<377>

;.#1200
;INDIRECT POINTERS TO SWITCH REGISTER AND LIGHT DISPLAY
;-----

DISPLAY:177570
SWR:      177570

```

```

146
147
148
149
150      001204      177560
151      001206      177562
152      001210      177564
153      001212      177566
154
155
156
157
158      001214      000000
159      001216      000000
160      001220      000000
161      001222      000003
162      001224      000000
163      001226      000000
164      001230      000000
165      001232      000000
166      001234      000000
167
168
169
170
171      001236      000000
172      001240      000000
173      001242      000000
174      001244      000000
175      001246      000000
176      001250      000000
177      001252      000000
178      001254      000000
179      001256      000000
180      001260      000000
181      001262      000000
182      001264      000000
183      001266      000000
184      001270      000000
185      001272      000000
186      001274      000000
187      001276      000000
188      001300      000000
189      001302      000001
190      001304      000000
191      001306      000001

```

```

;INDIRECT POINTERS TO TELETYPE VECTORS AND REGISTERS
;-----

TKCSR:    177560      ;TELETYPE KEYBOARD CONTROL REGISTER
TKDRR:    177562      ;TELETYPE KEYBOARD DATA BUFFER
TPCSR:    177564      ;TELEPRINTER CONTROL REGISTER
TPDBR:    177566      ;TELEPRINTER DATA BUFFER

;PROGRAM CONTROL PARAMETERS
;-----

RETURN: 0           ;SCOPE ADDRESS FOR LOOP ON TEST
NEXT: 0            ;ADDRESS OF NEXT TEST TO BE EXECUTED
LOCK: 0            ;ADDRESS FOR LOCK ON CURRENT DATA
ICOUNT: 3          ;NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE
LPCNT: 0           ;NUMBER OF ITERATIONS COMPLETED
TSTNO: 0           ;NUMBER OF TEST IN PROGRESS
PASCNT: 0          ;NUMBER OF PASSES COMPLETED
ERRCNT: 0          ;TOTAL NUMBER OF ERRORS
LSTERR: 0          ;PC OF LAST ERROR CALL

;PROGRAM VARIABLES
;-----

STPTSW: 0          ;SWITCHES AT START OF PROGRAM
STAT: 0           ;DM STATUS WORD STORAGE
CLKX: 0
MASKX: 0
TEMP1: 0          ;TEMPORARY STORAGE
TEMP2: 0          ;TEMPORARY STORAGE
TEMP3: 0          ;TEMPORARY STORAGE
TEMP4: 0          ;TEMPORARY STORAGE
TEMP5: 0          ;TEMPORARY STORAGE
SAVR0: 0          ;R0 STORAGE
SAVR1: 0          ;R1 STORAGE
SAVR2: 0          ;R2 STORAGE
SAVR3: 0          ;R3 STORAGE
SAVR4: 0          ;R4 STORAGE
SAVR5: 0          ;R5 STORAGE
SAVSP: 0          ;STACK POINTER STORAGE
SAVPC: 0          ;PROGRAM COUNTER STORAGE
ZERO: 0
ONE: 1
MEMLIM: 0        ;HIGHEST LOCATION FOR NPR'S
DMACTV: .BLKW 1  ;DMC11'S SELECTED ACTIVE,

DMNUM: .BLKW 1   ;OCTAL NUMBER OF DMC11'S,
SAVACT: .BLKW 1 ;ORIGINAL ACTV DEVICES
SAVNUM: .BLKW 1 ;WORKABLE NUMBER
PUN: 0          ;POINTER TO RUNNING DEVICE,
.EVEN
CREAM: DM,MAP=6  ;TABLE POINTER,
MILK: CNT,MAP=4 ;TABLE POINTER

```

```

199
200 ;PROGRAM CONTROL FLAGS
201 ;-----
202
203 001324 000 INIFLG: ,BYTE 0 ;PROGRAM INITIALIZATION FLAG
204 001325 000 ERRFLG: ,BYTE 0 ;ERROR OCCURED FLAG
205 001326 000 LOKFLG: ,BYTE 0 ;LOCK ON CURRENT TEST FLAG
206 001327 000 QV,FLG: ,BYTE 0 ;QUICK VERIFY FLAG,
;ON FIRST PASS OF EACH DMC11 ITERATIONS WILL BE
207
208 ,EVEN
209
210 ;DEFINITIONS FOR TRAP SUBROUTINE CALLS
211 ;POINTERS TO SUBROUTINES CAN BE FOUND
212 ;IN THE TABLE IMMEDIATLY FOLLOWING THE DEFINITIONS
213
214 ;*****
215 ;-----
216 001330 ,TRPTAB:
217 104400 SCOPE=TRAP+0 ;CALL TO SCOPE LOOP AND ITERATION HANDLER
218 001330 003576 ,SCOPE
219 104401 SCOP1=TRAP+1 ;CALL TO LOOP ON CURRENT DATA HANDLER
220 001332 003736 ,SCOP1
221 104402 TYPE=TRAP+2 ;CALL TO TELETYPE OUTPUT ROUTINE
222 001334 003766 ,TYPE
223 104403 INSTR=TRAP+3 ;CALL TO ASCII STRING INPUT ROUTINE
224 001336 004050 ,INSTR
225 104404 INSTER=TRAP+4 ;CALL TO INPUT ERROR HANDLER
226 001340 004154 ,INSTER
227 104405 PARAM=TRAP+5 ;CALL TO NUMERICAL DATA INPUT ROUTINE
228 001342 004174 ,PARAM
229 104406 SAVOS=TRAP+6 ;CALL TO REGISTER SAVE ROUTINE
230 001344 004374 ,SAVOS
231 104407 RESOS=TRAP+7 ;CALL TO REGISTER RESTORE ROUTINE
232 001346 004434 ,RESOS
233 104410 CONVRT=TRAP+10 ;CALL TO DATA OUTPUT ROUTINE
234 001350 004466 ,CONVRT
235 104411 CNVRT=TRAP+11 ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF,
236 001352 004472 ,CNVRT
237 104412 MSTCLR=TRAP+12 ;CALL TO ISSUE A MASTER CLEAR
238 001354 005466 ,MSTCLR
239 104413 DELAY=TRAP+13 ;CALL TO DELAY
240 001356 005436 ,DELAY
241 104414 ROMCLK=TRAP+14 ;CALL TO CLOCK ROM ONCE
242 001360 005504 ,ROMCLK
243 104415 DATACLK=TRAP+15 ;CALL TO CLK DATA
244 001362 005552 ,DATACLK
245 104416 TIMER=TRAP+16 ;CALL TO DELAY A CLOCK TICK
246 001364 005616 ,TIMER
247
248 ;-----
249 ;*****

```

```

250 ;DMC11 CONTROL INDICATORS FOR CURRENT DMC11 UNDER TEST
251 ;-----
252
253 001366 000000 STAT1: 0
254 001370 000000 STAT2: 0
255 001372 000000 STAT3: 0
256
257 ;DMC11 VECTOR AND REGISTER INDIRECT POINTERS
258 ;-----
259
260 001374 000000 DMRVEC: 0 ;POINTER TO DMC11 RECEIVER INTERRUPT VECTOR
261 001376 000000 DMRLVL: 0 ;POINTER TO DMC11 RECEIVER INTERRUPT SERVICE PS
262 001400 000000 DMTRVEC: 0 ;POINTER TO DMC11 TRANSMITTER INTERRUPT VECTOR
263 001402 000000 DMTLVL: 0 ;POINTER TO DMC11 TRANSMITTER INTERRUPT SERVICE PS
264 001404 000000 DMCSR: 0 ;POINTER TO DMC11 CONTROL STATUS REGISTER
265 001406 000000 DMCSRH: 0 ;POINTER TO DMC11 CONTROL STATUS REGISTER HIGH BYTE,
266 001410 000000 DMCTL: 0 ;POINTER TO DMC11 CONTROL OUT REGISTER
267 001412 000000 DMPO4: 0 ;POINTER TO DMC11 PORT REGISTER(SEL 4)
268 001414 000000 DMPO6: 0 ;POINTER TO DMC11 PORT REGISTER(SEL 6)
269
270 ;TEMP STORAGE
271 ;-----
272
273 001416 000000 TEMP: 0
274 001460 ,=+40
275
276 ;DMC11 STATUS TABLE AND ADDRESS ASSIGNMENTS
277 ;-----
278
279 001500 ,=1500
280 001500 DM,MAP:
281 001500 000001 DMCRO01 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 00
282 001502 000001 DMS1001 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 00
283 001504 000001 DMS2001 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 00
284 001506 000001 DMS3001 ,BLKW 1 ;3RD STATUS WORD
285
286 001510 000001 DMCRO11 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 01
287 001512 000001 DMS1011 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 01
288 001514 000001 DMS2011 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 01
289 001516 000001 DMS3011 ,BLKW 1 ;3RD STATUS WORD
290
291 001520 000001 DMCRO21 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 02
292 001522 000001 DMS1021 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 02
293 001524 000001 DMS2021 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 02
294 001526 000001 DMS3021 ,BLKW 1 ;3RD STATUS WORD
295
296 001530 000001 DMCRO31 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 03
297 001532 000001 DMS1031 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 03
298 001534 000001 DMS2031 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 03
299 001536 000001 DMS3031 ,BLKW 1 ;3RD STATUS WORD
300
301 001540 000001 DMCRO41 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 04
302 001542 000001 DMS1041 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 04
303 001544 000001 DMS2041 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 04
304 001546 000001 DMS3041 ,BLKW 1 ;3RD STATUS WORD
305

```

```

306 001550 000001 DMC005: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 05
307 001552 000001 DMS105: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 05
308 001554 000001 DMS205: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 05
309 001556 000001 DMS305: ,BLKW 1 ;3RD STATUS WORD
310
311 001560 000001 DMC006: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 06
312 001562 000001 DMS106: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 06
313 001564 000001 DMS206: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 06
314 001566 000001 DMS306: ,BLKW 1 ;3RD STATUS WORD
315
316 001570 000001 DMC007: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 07
317 001572 000001 DMS107: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 07
318 001574 000001 DMS207: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 07
319 001576 000001 DMS307: ,BLKW 1 ;3RD STATUS WORD
320
321 001600 000001 DMC101: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 10
322 001602 000001 DMS110: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 10
323 001604 000001 DMS210: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 10
324 001606 000001 DMS310: ,BLKW 1 ;3RD STATUS WORD
325
326 001610 000001 DMC111: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 11
327 001612 000001 DMS111: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 11
328 001614 000001 DMS211: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 11
329 001616 000001 DMS311: ,BLKW 1 ;3RD STATUS WORD
330
331 001620 000001 DMC121: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 12
332 001622 000001 DMS112: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 12
333 001624 000001 DMS212: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 12
334 001626 000001 DMS312: ,BLKW 1 ;3RD STATUS WORD
335
336 001630 000001 DMC131: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 13
337 001632 000001 DMS113: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 13
338 001634 000001 DMS213: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 13
339 001636 000001 DMS313: ,BLKW 1 ;3RD STATUS WORD
340
341 001640 000001 DMC141: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 14
342 001642 000001 DMS114: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 14
343 001644 000001 DMS214: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 14
344 001646 000001 DMS314: ,BLKW 1 ;3RD STATUS WORD
345
346 001650 000001 DMC151: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 15
347 001652 000001 DMS115: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 15
348 001654 000001 DMS215: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 15
349 001656 000001 DMS315: ,BLKW 1 ;3RD STATUS WORD
350
351 001660 000001 DMC161: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 16
352 001662 000001 DMS116: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 16
353 001664 000001 DMS216: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 16
354 001666 000001 DMS316: ,BLKW 1 ;3RD STATUS WORD
355
356 001670 000001 DMC171: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 17
357 001672 000001 DMS117: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 17
358 001674 000001 DMS217: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 17
359 001676 000001 DMS317: ,BLKW 1 ;3RD STATUS WORD
360
361 001700 000000 DM,END: 000000
  
```

```

362
363 ;DMC11 PASS COUNT AND ERROR COUNT TABLE
364 ;-----
365
366 001702 CNT,MAP:
367 001702 PACT00: 0 ;PASS COUNT FOR DMC11 NUMBER 00
368 001704 ERCT00: 0 ;ERROR COUNT FOR DMC11 NUMBER 00
369
370 001706 PACT01: 0 ;PASS COUNT FOR DMC11 NUMBER 01
371 001710 ERCT01: 0 ;ERROR COUNT FOR DMC11 NUMBER 01
372
373 001712 PACT02: 0 ;PASS COUNT FOR DMC11 NUMBER 02
374 001714 ERCT02: 0 ;ERROR COUNT FOR DMC11 NUMBER 02
375
376 001716 PACT03: 0 ;PASS COUNT FOR DMC11 NUMBER 03
377 001720 ERCT03: 0 ;ERROR COUNT FOR DMC11 NUMBER 03
378
379 001722 PACT04: 0 ;PASS COUNT FOR DMC11 NUMBER 04
380 001724 ERCT04: 0 ;ERROR COUNT FOR DMC11 NUMBER 04
381
382 001726 PACT05: 0 ;PASS COUNT FOR DMC11 NUMBER 05
383 001730 ERCT05: 0 ;ERROR COUNT FOR DMC11 NUMBER 05
384
385 001732 PACT06: 0 ;PASS COUNT FOR DMC11 NUMBER 06
386 001734 ERCT06: 0 ;ERROR COUNT FOR DMC11 NUMBER 06
387
388 001736 PACT07: 0 ;PASS COUNT FOR DMC11 NUMBER 07
389 001740 ERCT07: 0 ;ERROR COUNT FOR DMC11 NUMBER 07
390
391 001742 PACT10: 0 ;PASS COUNT FOR DMC11 NUMBER 10
392 001744 ERCT10: 0 ;ERROR COUNT FOR DMC11 NUMBER 10
393
394 001746 PACT11: 0 ;PASS COUNT FOR DMC11 NUMBER 11
395 001750 ERCT11: 0 ;ERROR COUNT FOR DMC11 NUMBER 11
396
397 001752 PACT12: 0 ;PASS COUNT FOR DMC11 NUMBER 12
398 001754 ERCT12: 0 ;ERROR COUNT FOR DMC11 NUMBER 12
399
400 001756 PACT13: 0 ;PASS COUNT FOR DMC11 NUMBER 13
401 001760 ERCT13: 0 ;ERROR COUNT FOR DMC11 NUMBER 13
402
403 001762 PACT14: 0 ;PASS COUNT FOR DMC11 NUMBER 14
404 001764 ERCT14: 0 ;ERROR COUNT FOR DMC11 NUMBER 14
405
406 001766 PACT15: 0 ;PASS COUNT FOR DMC11 NUMBER 15
407 001770 ERCT15: 0 ;ERROR COUNT FOR DMC11 NUMBER 15
408
409 001772 PACT16: 0 ;PASS COUNT FOR DMC11 NUMBER 16
410 001774 ERCT16: 0 ;ERROR COUNT FOR DMC11 NUMBER 16
411
412 001776 PACT17: 0 ;PASS COUNT FOR DMC11 NUMBER 17
413 002000 ERCT17: 0 ;ERROR COUNT FOR DMC11 NUMBER 17
414
  
```



```

526 002312 000100      HALT      ;STOP THE SHOW
527 002314 000776      BR        ;DISQUALIFY CONTINUE SWITCH
528 002316 004737 010512 178: JSP     PC,AUTO,SIZE ;GO DO THE AUTO SIZE
529 002322 105737 001324 168: ISTR   INIFLG      ;FIRST TIME?
530 002326 001110      BEQ      218      ;BR IF YES
531 002330 105737 001236      TSTR     STRTSW     ;IF USING SAME PARAMETERS DONT TYPE MAP
532 002334 100431      BMI      18      ;
533 002336 032737 000006 001236      BIT      #BIT11BIT2,STRTSW;IS TEST NO. OR LOCK SELECTED
534 002344 001403      BFO      248      ;IF NO THEN TYPE STATUS
535 002346 000424      BR        18      ;IF YES DO NOT TYPE STATUS
536 002350 005137 001324 218: COM     INIFLG     ;GET FLAG
537 002354 104402 006274 248: TYPE   ,XHEAD     ;TYPE HEADER
538 002360 012704 001500      MOV     #DM,MAP,R4 ;SET POINTER
539 002364 010437 001246 58:  MOV     R4,TEMP1  ;SET ADDRESS
540 002370 012437 001250      MOV     (R4)+,TEMP2 ;SET CSR
541 002374 001411      BEQ     18      ;ALL DONE IF ZERO
542 002376 017437 001252      MOV     (R4)+,TEMP3 ;SET STAT1
543 002402 012437 001254      MOV     (R4)+,TEMP4 ;SET STAT2
544 002406 012437 001256      MOV     (R4)+,TEMP5 ;SET STAT3
545 002412 104410      CONVRT  ;TYPE OUT STATUS MAP
546 002414 007454      XSTATQ  ;
547 002416 000762      BR      58      ;
548 002420 012700 001500 18:  MOV     #DM,MAP,R0 ;R0 POINTS TO STATUS TABLE
549
550
551 ;*****
552 ;*AUTO SIZE TEST
553 ;*THIS TEST VERIFYS THAT THE DMC115 AND/OR KMC115 ARE AT THE CORRECT FLOATING
554 ;*ADDRESSES FOR YOUR SYSTEM. IF THIS TEST FAILS, IT IS NOT A HARDWARE ERROR.
555 ;*CHECK THE ADDRESSES OF ALL FLOATING DEVICES (DJ,DH,DQ,DU,DUP,LK,DMC,DZ,KMC).
556 ;*IF THERE ARE NO OTHER FLOATING DEVICES BEFORE THE DMC11, THE FIRST
557 ;*DMC11 ADDRESS IS 760070, KMC11 IS 760110, NO DEVICE SHOULD EVER BE AT
558 ;*ADDRESS 760000, THIS TEST MAY REQUIRE 2 OR MORE ATTEMPTS TO GET THE
559 ;*RIGHT ADDRESSES. AFTER YOU HAVE CHANGED THE ADDRESS TO WHAT IT TOLD
560 ;*YOU THE FIRST TIME, IT MAY COME BACK AND TELL YOU A DIFFERENT ADDRESS
561 ;*THE NEXT TIME YOU RUN IT. PLEASE HAVE PATIENCE, THE FINAL ADDRESS
562 ;*WILL BE CORRECT (AS LONG AS ALL DEVICES IN FRONT OF THE DMC'S ARE
563 ;*CORRECT).
564 ;*****
565 002424 013746 000004      MOV     #4,-(SP)    ;SAVE LOC 4
566 002430 013746 000006      MOV     #6,-(SP)    ;SAVE LOC 6
567 002434 005037 000006      CLR     #6         ;CLFAR VEC+2
568 002440 005037 001252      CLR     TEMP3      ;CLEAR FLAG
569 002444 005005      CLR     R5         ;R5=0=DMC, R5=-1=KMC
570 002446 011037 001404      AUSTRT: MOV     (R0),DMCSR ;GET NEXT DMC CSR
571 002452 001564      BEQ     AUDONE     ;BR IF DONE
572 002454 005705      TST     R5         ;DMC OR KMC?
573 002456 001005      BNE     18        ;BR IF KMC
574 002460 032769 100000 000002      BIT     #BIT15,2(R0) ;CHECK FOR DMC CSR
575 002466 001061      BNE     SKIP      ;SKIP IF NOT DMC
576 002470 000404      BR      28        ;ITS A DMC SO CONTINUE
577 002472 032769 100000 000002 18:  BIT     #BIT15,2(R0) ;CHECK FOR KMC CSR
578 002500 001454      BEQ     SKIP      ;SKIP IF NOT KMC
579 002502 012737 002674 000004 28:  MOV     #NODEV,#4  ;SET UP FOR TIMEOUT
580 002510 005705      TST     R5         ;DMC OR KMC?
581 002512 001003      BNE     38        ;BR IF KMC

```

```

582 002514 012703 000006      MOV     #6,R3      ;R3 IS COUNT OF DEVICES BEFORE DMC
583 002520 000402      BR      48        ;GO ON
584 002522 012703 000010 38:  MOV     #10,R3     ;R3 IS COUNT OF DEVICES BEFORE KMC
585 002526 012702 003010 48:  MOV     #DEVTAB,R2 ;R2 IS DEVICE TABLE POINTER
586 002532 012701 160010      MOV     #160010,R1 ;START WITH ADDRESS 160010
587 002536 005711      FLOAT: TST     (R1)     ;CHECK ADDRESS IN R1
588 002540 111204      MOVSB   (R2),R4    ;IF NO TIMEOUT, GET NEXT ADDRESS
589 002542 060401      ADD     R4,R1      ;IN R1
590 002544 005201      INC     R1         ;
591 002546 040401      BIC     R4,R1      ;
592 002550 005703      TST     R3         ;ANY MORE DEVICES TO CHECK FOR?
593 002552 001371      BNE     FLOAT     ;BR IF YES
594 002554 012737 002700 000004      MOV     #ERR,#4    ;OK ONLY DMC'S ARE LEFT, SET UP FOR TIMEOUT
595 002562 010137 003022      MOV     R1,XLOC    ;SAVE FIRST DMC/KMC ADDRESS
596 002566 005705      TST     R5         ;DMC OR KMC?
597 002570 001005      BNE     18        ;BR IF KMC
598 002572 032760 100000 000002      BIT     #BIT15,2(R0) ;CHECK FOR DMC CSR
599 002600 001014      BNE     SKIP      ;SKIP IF NOT DMC
600 002602 000404      BR      28        ;ITS A DMC SO CONTINUE
601 002604 032760 100000 000002 18:  BIT     #BIT15,2(R0) ;CHECK FOR KMC CSR
602 002612 001407      BEQ     SKIP      ;SKIP IF NOT KMC
603 002614 005711 28:  TST     (R1)     ;CHECK DMC ADDRESS
604 002616 020137 001404      CMP     R1,DMCSR   ;DOES IT MATCH
605 002622 001411      BEQ     OK        ;BR IF YES
606 002624 062701 000010      ADD     #10,R1     ;GET NEXT DMC ADDRESS
607 002630 000756      BR      FY        ;DO IT AGAIN
608 002632 062700 000010      SKIP:  ADD     #10,R0 ;SKIP TO NEXT CSR IN TABLE
609 002636 011037 001404      MOV     (R0),DMCSR ;GET NEXT CSR
610 002642 001470      BEQ     AUDONE     ;BR IF DONE
611 002644 000750      BR      FY        ;ELSE CONTINUE
612 002646 062700 000010      OK:   ADD     #10,R0 ;SKIP TO NEXT DMC CSR
613 002652 062737 000010 003022      ADD     #10,XLOC   ;UPDATE EXPECTED DMC/KMC ADDRESS
614 002660 011037 001404      MOV     (R0),DMCSR ;GET NEXT DMC/KMC CSR
615 002664 001457      BEQ     AUDONE     ;BR IF DONE
616 002666 013701 003022      MOV     XLOC,R1    ;GET EXPECTED DMC/KMC ADDRESS
617 002672 000735      BR      FY        ;CONTINUE
618 002674 122243      NODEV: CMPB   (R2)+,-(R3) ;ON TIMEOUT, INC R2, DEC R3
619 002676 000002      RTI     ;RETURN
620 002700 005737 001252      ERR:   TST     TEMP3    ;CHECK FLAG IF = 0 TYPE HEADER
621 002704 001014      BNE     18        ;SKIP HEADER
622 002706 104402      TYPE   ;TYPEOUT HEADER MESSAGE
623 002710 007223      CONERR ;CONFIGURATION ERROR!!!!
624 002712 012737 002700 001276      MOV     #ERR,SAVPC ;SAVE PC FOR TYPEOUT
625 002720 104411      CNVRT  ;TYPE OUT ERROR PC
626 002722 002770      ERRPC  ;
627 002724 104402      TYPE   ;TYPE REST OF HEADER
628
629 002726 007277      CNEPR  ;
630 002730 012737 177777 001252 18:  MOV     #-1,TEMP3  ;SET FLAG SO IT ONLY GETS TYPED ONCE
631 002736 010137 001262      MOV     R1,SAVPC  ;SAVE R1 FOR TYPEOUT
632 002742 104410      CONVRT ;
633 002744 002776      CONTAB ;TYPE CSR VALUES
634 002746 005705      TST     R5        ;DMC OR KMC ?
635 002750 001003      BNE     38        ;BR IF KMC
636 002752 104402      TYPE   ;
637 002754 007320      DMC   ;
638 002756 000402      BR      48        ;CONTINUE

```

```
638 002750 104402 38: TYPE  
639 002762 007330 KMC  
640 002764 022626 48: CMP (SP)+,(SP)+ ;ADJUST STACK  
641 002766 000777 BP 0K ;RR TO GET OUT  
642 002770 000001 ERRPC: 1  
643 002772 006 002 .BYTE 6,2  
644 002774 001276 SAVPC  
645 002776 000002 CONTAB: 2  
646 003000 006 004 .BYTE 6,4  
647 003002 003022 XLOC  
648 003004 006 002 .BYTE 6,2  
649 003006 001404 DMCSF  
650 003010 007 DEVTAB: .BYTE 7 ;DJ  
651 003011 017 .BYTE 17 ;DK  
652 003012 007 .BYTE 7 ;DQ  
653 003013 007 .BYTE 7 ;DU  
654 003014 007 .BYTE 7 ;DUP  
655 003015 007 .BYTE 7 ;LK  
656 003016 007 .BYTE 7 ;DMC  
657 003017 007 .BYTE 7 ;DZ  
658 003020 007 .BYTE 7 ;KMC  
659 003022 003022 .EVEN  
660 003024 000000 XLOC: 0  
661 003026 005705 AUDONE: T&T R5 ;DMC?  
662 003028 001005 BNE 18 ;BR IF KMC AND ALL DONE  
663 003030 012705 177777 MOV #-1,R5 ;SET R5 TO -1 (KMC)  
664 003034 012700 001500 MOV #DM,MAP,R0 ;RESET R0 TO START OF TABLE  
665 003040 000602 BR AUSTRT ;GO DO KMC'S  
666 003042 012637 000006 18: MOV (SP)+,0#6 ;RESTORE LOC 6  
667 003046 012637 000004 MOV (SP)+,0#4 ;RESTORE LOC 4  
668 003052 032737 000010 001236 BIT #5W03,STRTSW ;SELECT SPECIFIC DEVICES??  
669 003060 001422 BEQ 38 ;BR IF NO.  
670 003062 104402 006144 TYPE ,MNEW ;TYPE THE MESSAGE.  
671 003066 005000 CLR R0 ;ZERO DATA LIGHTS  
672 003070 000000 HALT ;WAIT FOR USER TO TELL WHAT DEVICES TO RUN  
673 003072 027737 176104 001312 CMP #5WR,SAVACT ;IS THE NUMBER VALID?  
674 003100 101404 BLOS 28 ;BR IF NUMBER IS OK.  
675 003102 104402 006005 TYPE ,MERR3 ;TELL USER OF INVALID NUMBER.  
676 003106 000000 HALT ;STOP EVERY THING.  
677 003110 000776 BR ,-2 ;RESTART THE PROGRAM AGAIN.  
678 003112 017737 176064 001306 28: MOV #5WR,DMACTV ;GET NEW DEVICE PATTERN  
679 003120 013700 001306 MOV DMACTV,R0 ;SHOW THE USER WHAT HE SELECTED.  
680 003124 000000 HALT ;CONTINUE DYNAMIC SWITCHES.  
681 003126 012700 000300 38: MOV #300,R0 ;PREPARE TO CLEAR THE FLOATING  
682 003132 012701 000302 MOV #302,R1 ;VECTOR AREA, 300-776  
683 003136 010120 48: MOV R1,(R0)+ ;START PUTTING "PC+2 = HALT"  
684 003140 005021 CLR (R1)+ ;IN VECTOR AREA.  
685 003142 022021 CMP (R0)+,(R1)+ ;POP POINTERS  
686 003144 022700 001000 CMP #1000,R0 ;ALL DONE??  
687 003150 001372 BNE 48 ;BR IF NO.  
688  
689 ;TEST START AND RESTART  
690 ;-----  
691  
692 003152 012706 001200 .BEGIN: MOV #STACK,SP ;SET UP STACK  
693 003156 013746 000006 MOV #6,-(SP) ;SAVE LOC 6
```

```
694 003162 013746 000004 MOV #4,-(SP) ;SAVE LOC 4  
695 003166 005000 CLR R0 ;START AT 0  
696 003170 012737 003234 000004 MOV #28,0#4 ;SET UP FOR TIME OUT  
697 003176 005037 000006 CLR #6 ;TO AUTOSIZE MEMORY  
698 003202 005720 68: TST (R0)+ ;CHECK ADDRESS IN R0  
699 003204 022700 157776 CMP #157776,R0 ;IS IT AT LEAST 28K  
700 003210 001374 BNE 68 ;BR IF NO  
701 003212 162700 007776 SUB #7776,R0 ;SAVE 2K FOR MONITORS  
702 003216 010037 001304 78: MOV R0,MEMLIM ;STORE MEMDRY LIMIT  
703 003222 012637 000004 MOV (SP)+,0#4 ;RESTORE LOC 4  
704 003226 012637 000006 MOV (SP)+,0#6 ;RESTORE LOC 6  
705 003232 000413 BR 108 ;CONTINUE  
706 003234 022626 28: CMP (SP)+,(SP)+ ;ADJUST STACK  
707 003236 162700 000004 SUB #4,R0 ;GET LAST GOOD ADDRESS  
708 003242 162700 007776 SUB #7776,R0 ;SAVE 2K FOR MONITORS  
709 003246 022700 030000 CMP #30000,R0 ;IS IT 8K?  
710 003252 001361 BNE 78 ;BR IF NO  
711 003254 012700 037400 MOV #37400,R0 ;IF 8K DON'T SAVE 2K  
712 003260 000756 BR 78 ;  
713 003262 012737 000340 108: MOV #340,PS ;LOCK OUT INTERRUPTS  
714 003270 032737 000004 001236 BIT #BIT2,STRTSW ;CHECK FOR LOCK ON TEST  
715 003276 001411 SEQ 18 ;BR IF NO LOCK DESIRED.  
716 003300 104402 006043 TYPE ,MLOCK ;TYPE LOCK SELECTED.  
717 003304 012737 000240 003612 MOV #NOP,TTST ;ADJUST SCOPE ROUTINE.  
718 003312 012737 000240 003614 MOV #NOP,TTST+2 ;SET UP TO LOCK  
719 003320 000406 BR 38 ;CONTINUE ALONG,  
720 003322 013737 003730 003612 18: MOV BRW,TTST ;PREPARE NORMAL SCOPE ROUTINE  
721 003330 013737 003732 003614 MOV BRX,TTST+2 ;LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP  
722 003336 012737 010060 001214 38: MOV #CYCLE,RETURN ;START AT "CYCLE" FIND WHICH DEVICE TO TEST  
723 003344 032737 000002 001236 48: BIT #5W01,STRTSW ;IS TEST NO. SELECTED?  
724 003352 001002 BNE 58 ;BR IF YES  
725 003354 104402 005755 TYPE ,MR ;TYPE R  
726 003360 000177 175630 58: JMP #RETURN ;START TESTING
```

```

727 ;END OF PASS
728 ;TYPE NAME OF TEST
729 ;UPDATE PASS COUNT
730 ;CHECK FOR EXIT TO ACT-11
731 ;PESTART TEST
732
733 .POP: RFSFT ;MAKE THE WORLD CLEAN AGAIN.
734 CLP LSTERR ;CLEAR LAST ERROR PC
735 CLRFB ERRFLG ;CLEAR ERROR FLAG
736 INC PASCNT ;UPDATE PASS COUNT
737 MOV PASCNT,DISP ;DISPLAY PASS COUNT
738 TYPE ,MCPASS ;TYPE END PASS
739 TYPE ,MCSR ;TYPE CSR
740 CNVRT ,XCSR ;SHOW IT
741 TYPE ,MVECX ;TYPE VECTOP
742 CNVRT ,XVEC ;SHOW IT
743 TYPE ,MPASSX ;TYPE PASSES
744 CNVRT ,XPASS ;SHOW IT
745 TYPE ,MERRX ;TYPE ERRORS
746 CNVRT ,XERR ;SHOW IT
747 MOV MILK,R0 ;GET POINTER TO PASS COUNT
748 MOV PASCNT,(R0)+ ;STORE PASS COUNT FOR THIS DMC11
749 MOV ERRCNT,(R0)+ ;STORE ERROR COUNT FOR THIS DMC11
750 DEC SAVNUM ;ARE ALL DEVICES TESTED?
751 BNE RESTRT ;BR IF NO.
752 MOV# #377,QV,FLG ;SET THE QUICK VERIFY FLAG.
753 MOV DMNUM,SAVNUM ;RESTORE THE COUNT
754 MOV #442,R1 ;CHECK FOR ACT-11 OR DDP
755 BEQ RESTRT ;IF NOT, CONTINUE TESTING
756 RESET ;STOP THE SHOW--CLEAR THE WORLD
757
758 .ENDAD: JSR PC,(R1)
759 NOP
760 NOP
761 NOP
762 NOP
763 MOV #CYCLE,RETURN ;CYCLE,RETURN
764 JMP CYCLE
765 XCSR: 1
766 .BYTE 6,2
767 DMCSR
768 XVEC: 1
769 .BYTE 4,2
770 DMRVEC
771 XPASS: 1
772 .BYTE 6,2
773 PASCNT
774 XERR: 1
775 .BYTE 6,2
776 ERRCNT
777
778 ;SCOPE LOOP AND INTERATION HANDLER
779 -----
780
781 .SCOPE: JSR PC,CKSWR ;CHECK FOR SOFT SWR
782 MOV R0,(SP) ;SAVE R0 ON THE STACK

```

```

783 .BIT #BIT14,SWR ;"LOOP ON THIS TEST"?
784 BEQ 18 ;BR IF NO. (IF LOCK SW01=1; THIS LOC =240)
785 BR 38 ;GOTO 38 (IF LOCK SW01=1; THIS LOC =240)
786 TST DONE ;WAS TKCSR DONE SET?
787 BEQ 38 ;BR IF NO (LOCKED ON TEST)
788 CLR DONE ;YES, CLEAR FLAG
789 BR 28 ;GO TO NEXT TEST
790 .BIT #SW11,SWR ;DELETE ITEPATION? (QUICK PASS)
791 BNE 28 ;BR IF YES
792 TSTB QV,FLG ;HAVE PASSES BEECOMPLETED?
793 BEQ 28 ;BR IF QUICK PASS.
794 INC LPCNT ;UPDATE ITERATION COUNTER
795 CMP LPCNT,ICOUNT ;ARE ALL ITERATIONS DONE??
796 BLO 38 ;BR IF NOT YET
797 CLRFB ERRFLG ;PREPARE FOR NEW TEST
798 CLR LPCNT ;START ICOUNTER AT 0
799 CLR LOCK
800 MOV #20,ICOUNT ;RESET ITERATIONS
801 MOV NEXT,RETURN ;GET NEXT TEST
802 MOV (SP),R0 ;POP R0 OFF OF THE STACK
803 POP28P ;FAKE AN "RTI"
804 MOV DMCSR,R1 ;R1 CONTAINS BASE DMC ADDRESS
805 JMP @RETURN ;GO DO THE TEST
806 BPW: 1407
807 BRX: 437
808 DONE: 0
809
810 ;CHECK FOR FREEZE ON CURRENT DATA
811 -----
812
813 .SCOPE: JSR PC,CKSWR ;CHECK FOR SOFT SWR
814 BIT #SW09,SWR ;IS SW09=1(SET)?
815 BEQ 18 ;BR IF NOT SET.
816 TST LOCK
817 BEQ 18
818 MOV LOCK,(SP) ;GOTO THE ADDRESS IN LOCK.
819 RTI ;GO BACK.
820
821 ;TELETYPE OUTPUT ROUTINE
822 -----
823
824 .TYPE: MOV R5,-(SP) ;SAVE R5 ON THE STACK.
825 MOV #2(SP),R5 ;GET ADDRESS OF MESSAGE.
826 ADD #2,2(SP) ;POP OVER ADDRESS.
827 TST SWFLG ;SOFT SWR MESSAGE?
828 BNE 18 ;IF YES TYPE IT OUT REGARDLESS OF SW12
829
830 .BIT #SW12,SWR ;INHIBIT ALL PRINT OUT??
831 BNE 38 ;BR IF NO PRINT OUT WANTED (SW12=1)
832 TSTB (R5) ;IS NUMBER MINUS? (MSB=1(BIT7))
833 BPL 28 ;BR IF NUMBER IS PLUS
834 TYPE ,MCRLF ;TYPE A CR/LF
835 TSTB @TPCSR ;TTY READY?
836 BPL 28 ;BR IF NO.
837 MOV# (R5)+,@TPDBP ;PRINT CURRENT CHAR.
838 BNE 48 ;IF NOT ZERO KEEP PRINTING!
839 MOV (SP)+,R5 ;END OF OUTPUT, RESTORE R5

```

```
839 004046 000002 RTI ;GO HOME
840 ;-----
841
842 001050 010346 .INSTR: MOV R3,=(SP) ;SAVE R3 ON STACK
843 004052 010446 MOV R4,=(SP) ;SAVE R4 ON STACK
844 004054 017637 000004 004072 MOV #4(SP),,MSG
845 004062 042764 000002 000004 ADD #2,4(SP)
846 004070 104402 .INSTR: TYPE
847 004072 000000 .MSG: 0
848 004074 012704 007502 MOV #INBUF,R4
849 004100 012703 000007 MOV #7,R3
850 004104 105777 175074 1S: TSTB @TKCSR
851 004110 100375 BPL 1S
852 004112 117714 175070 MOVB @TKDBR,(R4)
853 004116 142714 000200 BICR #200,(R4)
854 004122 122427 000015 CMPB (R4)+,#15
855 004126 001417 BEQ INSTR2
856 004130 105777 175054 2S: TSTB @TPCSR
857 004134 100375 BPL 2S
858 004136 017777 175044 175046 MOV @TKDBR,@TPDBR
859 004144 005303 DEC R3
860 004146 001356 BNE 1S
861 004150 012604 MOV (SP)+,R4
862 004152 012603 MOV (SP)+,R3
863 004154 104102 005666 .INSTR: TYPE ,MQM
864 004160 010346 MOV R3,=(SP)
865 004162 010446 MOV R4,=(SP)
866 004164 000741 BR ,INST1
867 004166 012604 INSTR2: MOV (SP)+,R4 ;RESTORE R4
868 004170 012603 MOV (SP)+,R3 ;RESTORE R3
869 004172 000002 RTI
870
871 ;CONVERT ASCII STRING TO OCTAL
872 ;-----
873
874 004174 010546 .PARAM: MOV R5,=(SP)
875 004176 010446 MOV R4,=(SP)
876 004200 016405 000004 MOV #4(SP),R5
877 004204 012537 004364 MOV (R5)+,LOLIM
878 004210 012537 004366 MOV (R5)+,HILIM
879 004214 012537 004370 MOV (R5)+,DEVADR
880 004220 112537 004372 MOV (R5)+,LOBITS
881 004224 112537 004373 MOV (R5)+,ADRCNT
882 004230 010566 000004 MOV R5,4(SP)
883 004234 005005 PARAM1: CLR R5
884 004236 012704 007502 MOV #INBUF,R4
885 004242 122714 000015 CMPB #15,(R4)
886 004246 001420 BEQ PARERR
887 004250 121427 000060 1S: CMPB (R4),#60
888 004254 002415 BLT PARERR
889 004256 121427 000067 CMPB (R4),#67
890 004262 003012 BGT PARERR
891 004264 142714 000060 BICB #60,(R4)
892 004270 152405 BISB (R4)+,R5
893 004272 122714 000015 CMPB #15,(R4)
894 004276 001406 BEQ LIMITS
```

```
895 004300 006305 ASL R5
896 004302 006305 ASL R5
897 004304 006305 ASL R5
898 004306 000760 BR 1S
899 004310 104404 PARERR: INSTR
900 004312 000750 RR PARAM1
901
902 ;TEST TO SEE IF NUMBER IS WITHIN LIMITS
903 ;-----
904
905 004314 020537 004366 LIMITS: CMP R5,HILIM
906 004320 101373 BHI PARERR
907 004322 020537 004364 CMP R5,LOLIM
908 004326 103770 PLO PARERR
909 004330 133705 004372 BITB LOBITS,R5
910 004334 001365 BNE PARERR
911
912 ;STORE NUMBER AT SPECIFIED ADDRESS
913
914 004336 013704 004370 1S: MOV DEVADR,R4
915 001342 010524 MOV R5,(R4)+
916 004344 062705 000002 ADD #2,R5
917 004350 105337 004373 DECB ADRCNT
918 004354 001372 BNE 1S
919 004356 012604 MOV (SP)+,R4
920 004360 012605 MOV (SP)+,R5
921 004362 000002 RTI
922 004364 000000 LOLIM: 0
923 004366 000000 HILIM: 0
924 004370 000000 DEVADR: 0
925 004372 000000 LOBITS: 0
926 004373 ADRCNT=LOBITS+1
927
928 ;SAVE PC OF TEST THAT FAILED AND R0-R5
929 ;-----
930
931 004374 016637 000004 001276 .SAV05: MOV 4(SP),SAVPC ;SAVE R7 (PC)
932
933 ;SAVE R0-R5
934
935 004402 010537 001272 SV05: MOV R5,SAVR5 ;SAVE R5
936 004406 010437 001270 MOV R4,SAVR4 ;SAVE R4
937 004412 010337 001266 MOV R3,SAVR3 ;SAVE R3
938 004416 010237 001264 MOV R2,SAVR2 ;SAVE R2
939 004422 010137 001262 MOV R1,SAVR1 ;SAVE R1
940 004426 010037 001260 MOV R0,SAVR0 ;SAVE R0
941
942 RTI ;LEAVE.
943
944 ;RESTORE R0-R5
945
946 .RES05: MOV SAVR0,R0 ;RESTORE R0
947 MOV SAVR1,R1 ;RESTORE R1
948 MOV SAVR2,R2 ;RESTORE R2
949 MOV SAVR3,R3 ;RESTORE R3
950 MOV SAVR4,R4 ;RESTORE R4
951 MOV SAVR5,R5 ;RESTORE R5
```

```

951 004464 000002      PTI                ;LEAVE
952
953                    ;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER
954                    ;-----
955
956 004466 104402 005672      .CONVR: TYPE      ;MCRLF
957 004472 010946      .CNVRT: MOV        R0,=(SP)
958 004474 010146      MOV        R1,=(SP)
959 004476 010346      MOV        R3,=(SP)
960 004500 010446      MOV        R4,=(SP)
961 004502 010546      MOV        R5,=(SP)
962 004504 017601 000012      MOV        #12(SP),R1
963 004510 062766 000007 000012      APD
964 004516 012137 004710      MOV        (R1)+,WRDCNT
965 004522 112137 004712      18:  MOVVB      (R1)+,CHRCNT
966 004526 112137 004713      MOVVB      (R1)+,SPACNT
967 004532 013137 004714      MOV        0(R1)+,BINWRD
968 004536 122737 000003 004712      CMPB      #3,CHRCNT
969 004544 001003      BNE        20
970 004546 042737 177400 004714      BTC        #177400,BINWRD
971 004554 013704 004714      28:  MOV        BTNRD,R4
972 004560 113705 004712      MOVVB      CHRCNT,R5
973 004564 012700 001416      MOV        #TEMP,R0
974 004570 010403      38:  MOV        R4,R3
975 004572 042703 177770      BIC        #177770,R3
976 004576 062703 000060      ADD        #060,R3
977 004602 110320      MOVVB      R3,(R0)+
978 004604 000241      CLC
979 004606 006004      ROR        R4
980 004610 000241      CLC
981 004612 006004      ROR        R4
982 004614 000241      CLC
983 004616 006004      ROR        R4
984 004620 005305      DEC        R5
985 004622 001362      BNE        38
986 004624 012703 007544      MOV        #MDATA,R3
987 004630 114023      48:  MOVVB      -(R0),R3)+
988 004632 105337 004712      DECB      CHRCNT
989 004636 001374      BNF        48
990 004640 105737 004713      TSTB      SPACNT
991 004644 001405      BEQ        58
992 004646 112723 000040      58:  MOVVB      #040,(R3)+
993 004652 105337 004713      DECB      SPACNT
994 004656 001373      BNE        58
995 004660 105013      68:  CLR      (R3)
996 004662 104402 007544      TYPE      #MDATA
997 004666 005337 004710      DEC        WRDCNT
998 004672 001313      BNE        18
999 004674 012605      MOV        (SP)+,R5
1000 004676 012604      MOV        (SP)+,R4
1001 004700 012603      MOV        (SP)+,R3
1002 004702 012601      MOV        (SP)+,R1
1003 004704 012600      MOV        (SP)+,R0
1004 004706 000002      RTI
1005 004710 000000      WPCNT: 0
1006 004712 000000      CHRCNT: 0

```

```

1007                    SPACNT=CHRCNT+1
1008 004714 000000      BINWRD: 0
1009
1010
1011                    ;TRAP DISPATCH SERVICE
1012                    ;ARGUMENT OF TRAP IS EXTRACTED
1013                    ;AND USED AS OFFSET TO OBTAIN POINTER
1014                    ;TO SELECTED SUBROUTINE
1015
1016 004716 011646      .TPPBR: MOV        (SP),=(SP)      ;GET PC OF RETURN
1017 004720 162716      SUB        #2,(SP)          ;=PC OF TRAP
1018 004724 017616 000000      MOV        0(SP),(SP)      ;GET TRP
1019 004730 006316      TRPOK: ASL        (SP)          ;MULTIPLY TRAP ARG BY 2
1020 004732 042716 177001      BIC        #177001,(SP)     ;CLEAR UNWANTED BITS
1021 004736 062716 001330      ADD        #,TRPTAB,(SP)    ;POINTER TO SUBROUTINE ADDRESS
1022 004742 017016 000000      MOV        0(SP),(SP)      ;SUBROUTINE ADDRESS
1023 004746 000136      JMP        0(SP)+          ;GO TO SUBROUTINE
1024
1025                    ;ERROR HANDLER
1026                    ;-----
1027
1028 004750 004737 007606      .HLT:  JSR        PC,CKSWR     ;CHECK FOR SOFT SWR
1029 004754 032777 010000 174220      BIT        #SM12,@SWR      ;BELL ON ERROR?
1030 004762 001406      SEQ        YBX             ;BR IF NO BELL
1031 004764 105777 174220      TSTB      #TPCSR         ;TTY READY.
1032 004770 100003      BPL        YBX            ;DON'T WAIT IF TTY NOT READY.
1033 004772 112777 000207 174212      MOVVB      #207,@TPDBR     ;PUSH A BELL AT THE TTY.
1034 005000 032777 020000 174174      BIT        #SM13,@SWR     ;DELETE ERROR PRINT OUT?
1035 005006 001105      BNE        HALTS          ;BR IF NO PRINT OUT WANTED.
1036 005010 021637 001234      CMP        (SP),LSTERR    ;WAS THIS ERROR FOUND LAST TIME?
1037 005014 001404      BEQ        18             ;BR IF YES
1038 005016 011637 001234      MOV        (SP),LSTERR    ;RECORD BEING HERE
1039 005022 105037 001325      CLR      ERRFLG          ;PREPARE HEADER
1040 005026 104406      18:  SAVO5      ;SAVE ALL PROC REGISTERS
1041 005030 011605      MOV        (SP),R5        ;GET THE PC OF ERROR
1042 005032 162705 000002      SUB        #2,R5          ;GET ADDRESS OF TRAP CALL
1043 005036 011504      MOV        (R5),R4        ;GET HLT INSTRUCTION
1044 005040 008304      ASL        R4             ;MULT BY TWO
1045 005042 061504      ADD        (R5),R4        ;DOUBLE IT
1046 005044 008304      ASL        R4             ;MULT AGAIN
1047 005046 042704 177001      BIC        #177001,R4     ;CLEAR JUNK
1048 005052 062704 036316      ADD        #,ERRTAB,R4    ;GET POINTER
1049 005056 012437 005172      MOV        (R4)+,ERRMSG   ;GET ERROR MESSAGE
1050 005062 012437 005204      MOV        (R4)+,DATAHD   ;GET DATA HEADRER
1051 005066 011437 005216      MOV        (R4),DATABP    ;GET DATA TABLE
1052 005072 105737 001325      TSTB      ERRFLG         ;TYPE HEADREEP
1053
1054 005076 001403      BEQ        TYPMSG         ;BR IF YES
1055 005100 005737 005216      TST      DATABP          ;DOES DATA TABLE EXIST?
1056 005104 001040      BNE        TYPDAT         ;BR IF YES.
1057 005106 104402 005672      TYPMSG: TYPE      ;MCRLF
1058 005112 104402 005672      TYPE      ;MCRLF
1059 005116 005737 001220      TST      LOCK
1060 005122 001402      BEQ        18
1061 005124 104402 006142      TYPE      ;MASTEK
1062 005130 104402 006130      18:  TYPE      ;MTSTN
1063 005134 104411 005330      CNVRT     ;XTSTN          ;SHOW IT

```

```

1063 005140 104402 006217          TYPE      ,MERRPC      ;TYPE PC.
1064 005144 104411 005322          CNVRT     ,ERTABO     ;SHOW IT
1065 005150 104402 005672          TYPE     ,MCRLP      ;GIVE A CR/LF
1066 005154 112737 001325          MCVR      =-1,ERRFLG   ;NO MORE HEADFR UNLESS NO DATA TABLE.
1067 005162 005737 005172          TST       ERRMSG     ;IS THERE AN ERROR MESSAGE?
1068 005166 001402          BEQ       WPKO,FM    ;BR IF NO.
1069 005170 104402          TYPE     ;TYPE
1070 005172 000000          ERMSG1: 0           ; ERDOR MESSAGE
1071 005174          WPKO,FM: ;
1072 005174 005737 005204          TST       DATAHD   ;DATA HEADER?
1073 005200 001402          BEQ       TYPDAT    ;BR IF NO
1074 005202 104402          TYPE     ;TYPE
1075 005204 000000          DATAHD: 0           ; DATA HEADER
1076 005206 005737 005216          TYPDAT: 1ST         ;DATA TABLE?
1077 005212 001402          BEQ       RESREG    ;BR IF NO.
1078 005214 104410          COMVRT   ;SHOW
1079 005216 000000          DATABP: 0           ; DATA TABLE
1080 005220 104407          RESREG: 8505        ;RESTORE PROC REGISTERS
1081 005222 022737 003522 000042          HALTS:  CMP         #ENDAD,#42 ;IF ACT-11 AUTOMATIC MODE, HALT!!
1082 005230 001403          BEQ       18        ;
1083 005232 005777 173744          TST       #SWR       ;HALT ON ERROR?
1084 005236 100005          BPL      EXITER     ;BR IF NO HALT ON ERROR
1085 005240 010046          18:      PUSHRO     ;SAVE RO
1086 005242 016600 000002          MOV       2(SP),RO  ;SHOW ERROR PC IN DATA LIGHTS
1087 005246 000000          HALT     ;HALT
1088 005250 012600          POPRO    ;GET RO
1089 005252 005237 001232          EXITER:  INC        ERRCNT  ;UPDATE ERROR COUNT
1090 005256 032777 000400 173716          BIT      #SW08,#SWR  ;GOTO TOP OF TEST?
1091 005264 001007          BNE      18         ;BR IF YES
1092 005266 032777 002000 173706          BIT      #SW10,#SWR  ;GOTO NEXT TEST?
1093 005274 001411          BEQ      28         ;BR IF NO
1094 005276 013737 001216 001214          MOV      NFXT,RETURN ;SET FOR NEXT TEST
1095 005304 012706 001200          18:      MOV       #STACK,SP ;RESET SP
1096 005310 013701 001404          MOV      DMCSR,R1   ;SET UP R1
1097 005314 000177 173674          JMP      @RETURN    ;GOTO SPECIFIED TEST
1098 005320 000002          28:      RTI        ;RETURN
1099 005322 000001          ERTABO:  1
1100 005324          ,BYTE   6,2
1101 005326 001276          SAVPC   ;
1102 005330 000001          XTSTN:  1
1103 005332          ,BYTE   3,2
1104 005334 001226          TSTNO   ;ENTER HERE ON POWER FAILURE
1105          ;-----
1106
1107
1108
1109          ,PFAIL:
1110 005336 012737 005350 000024          MOV      #RESTART,24 ;SET UP FOR POWER UP TRAP
1111 005344 000000          HALT    ;HALT ON POWER DOWN NORMAL
1112 005346 000777          BR      ;
1113
1114          ;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED
1115
1116          RESTART:
1117 005350 012737 005336 000024          MOV      #,PFAIL,24 ;SET UP FOR POWER FAILURE
1118 005356 012706 001200          MOV      #STACK,SP  ;RESET THE STACK POINTER

```

```

1119 005362 013701 001404          MOV      DMCSR,R1   ;RESTORE R1
1120 005366 005037 001416          CLR      TEMP       ;READY FOR TIMER
1121 005372 005237 001416          INC      TEMP       ;PLUS ONE TO THE TIMER
1122 005376 001375          BNE      -4         ;BR IF MORE TO GO
1123 005400 104402 005675          TYPE     ,MPFAIL    ;TYPE THE MESSAGE
1124 005404 104411 005430          CNVRT   ,PFTAB     ;TELL WHAT TEST TO RETURN TO.
1125 005410 005037 001325          CLRB    ERRFLG     ;START CLEAN
1126 005414 005037 001234          CLR     LSTERR     ;*****
1127 005420 005011          CLR     (R1)       ;CLEAR MAINT BITS
1128 005422 104412          MSTCLR  ;START CLEAN UP OF DEVICE
1129 005424 000177 173564          JMP      @RETURN    ;START DOING THAT TEST AGAIN,
1130 005430 000001          PFTAB:  1
1131 005432          ,BYTE   3,2
1132 005434 001226          TSTNO   ;
1133
1134          ,DELAY:
1135 005436 012777 000020 173746          MOV      #20,#DMP04 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1136 005444 104414          ROMCLK  121111     ;POKE CLOCK DELAY BIT
1137 005446 121111          18:
1138 005450          ROMCLK  121224     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1139 005450 104414          PORT4_1BUS+11
1140 005452 121224          BIT     #BIT4,#DMP04 ;IS CLOCK BIT SET?
1141 005454 032777 000020 173730          BEQ     18         ;BR IF NO
1142 005462 001772          RTI
1143 005464 000002          ,MSTCLR:
1144
1145 005466          BICB   #BIT6,#DMCSRH ;SET MASTER CLEAR
1146 005466 152777 000100 173712          BICB   #BIT7,#DMCSRH ;CLEAR MASTER CLEAR AND RUN
1147 005474 142777 000300 173704          RTI
1148 005502 000002          ,ROMCLK:
1149
1150 005504          BICB   #BIT1,#DMCSRH ;SET ROM1
1151 005504 152777 000002 173674          MOV     @ (SP)+,#DMP06 ;LOAD INSTRUCTION IN SEL6
1152 005512 013677 173676          ADD     #2,-(SP)    ;ADJUST STACK
1153 005516 062746 000002          BIT     #SW06,#SWR  ;HALT IF SW06 =1
1154 005522 032777 000100 173452          BEQ     18         ;BR IF SW06 =0
1155 005530 001401          HALT    ;HALT BEFORE CLOCKING INSTRUCTION
1156 005532 000000          18:      BICB   #BIT11:BIT0,#DMCSRH ;CLOCK INSTRUCTION
1157 005534 152777 000003 173644          BICB   #BIT2:BIT1:BIT0,#DMCSRH ;CLEAR ROM0, ROM1, STEP
1158 005542 142777 000007 173636          RTI
1159 005550 000002
1160
1161          ,DATACLK:
1162 005552          MOV     @ (SP)+,TEMP ;PUT TICK COUNT IN TEMP
1163 005556 062746 000002          ADD     #2,-(SP)    ;ADJUST STACK
1164 005562 152777 000020 173616          18:      BICB   #BIT4,#DMCSRH ;SET STEP LU
1165 005570 027777 173610 173606          CMP     #DMCSR,#DMCSR ;WASTE TIME
1166 005576 142777 000020 173602          BICB   #BIT4,#DMCSRH ;CLEAR STEP LU
1167 005604 005337 001416          DFC     TEMP        ;DEC TICK COUNT
1168 005610 001364          BNE     18         ;BR IF NOT DONE
1169 005612 000002          RTI
1170 005614 000001          38:      ,BLKM 1
1171
1172          ,TIMER:
1173 005616          MOV     @ (SP)+,TEMP ;MOVE COUNT TO TEMP

```

```

1175 005626
1176 005626 104414
1177 005630 021364
1178 005632 032777 000002 173552
1179 005640 041772
1180 005642
1181 005642 104414
1182 005644 021364
1183 005646 032777 000002 173536
1184 005654 001372
1185 005656 005337 001416
1186 005662 001361
1187 005664 000002
1188
1189 005666 020040 000077
(2) 005672 005015 000
(2) 005675 377 053520 020122
(2) 005733 377 047105 020104
(2) 005755 377 000122
(2) 005760 047377 020117 042504
(2) 006005 377 047111 052523
(2) 006031 377 042524 052123
(2) 006043 377 047514 045503
(2) 006072 051503 035122 000040
(2) 006100 042526 035103 000040
(2) 006106 040520 051523 051505
(2) 006117 105 051122 051117
(2) 006130 042524 052123 047040
(2) 006142 000052
(2) 006144 051777 052105 051440
(2) 006217 120 035103 000040
(2) 006224 020212 020040 020040
(2) 006263 377 020040 020040
(2) 006322 020212 050040 020103
(2) 006374 026777 026455 026455
(2) 006450 044377 053517 046440
(2) 006510 041777 051123 040440
(2) 006526 053377 041505 047524
(2) 006547 377 051102 050040
(2) 006606 044777 020106 046504
(2) 006704 053777 044510 044103
(2) 007016 051777 044527 041524
(2) 007054 051777 044527 041524
(2) 007114 044777 020123 044124
(2) 007154 047377 020117 042504
(2) 007205 377 051412 051127
(2) 007215 116 035505 020077
(2) 007223 377 042377 041515
(2) 007277 377 054105 042520
(2) 007320 024040 046504 024503
(2) 007330 024040 046513 024503
(2) 007340 042377 041515 030461
(2)
(2) 007454 000005
1190 007456 006 003
1191 007460 001246

181
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021364 ;PORT4_IBUS= PEG11
BIT #2,0DMPO4 ;IS PGM CLOCK BIT CLEAR?
RFO 15 ;BR IF YES

281
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021364 ;PORT4_IBUS= PEG11
BIT #2,0DMPO4 ;IS PGM CLOCK BIT SET?
RNE 28 ;BR IF YES
DEC TEMP ;DEC COUNT
RNE 15 ;BR IF NOT DONE
RTI ;RETURN

MGM: ;ASCIZ / ? /
MCPLF: ;ASCIZ <15><12>
MPPAIL: ;ASCIZ <377>/PWR FAILED, RESTART AT TEST /
MPASS: ;ASCIZ <377>/END PASS DZDMC /
MP: ;ASCIZ <377>/R /
MERR2: ;ASCIZ <377>/NO DEVICES PRESENT,/
MERR3: ;ASCIZ <377>/INSUFFICIENT DATA/
MTSTPC: ;ASCIZ <377>/TEST PC-/
MLOCK: ;ASCIZ <377>/LOCK ON SELECTED TEST/
MCSR: ;ASCIZ /CSR: /
MVEC: ;ASCIZ /VEC: /
MPASSX: ;ASCIZ /PASSES: /
MERRX: ;ASCIZ /ERRORS: /
MTSTN: ;ASCIZ /TEST NO: /
MASTEN: ;ASCIZ /# /
MNEW: ;ASCIZ <377>/SET SWITCH REG TO DMC11'S DFSIRED ACTIVE,/
MERRPC: ;ASCIZ /PC: /
XHEAD: ;ASCII <212>/ MAP OF DMC11 STATUS/
;ASCII <377>/ -----/
;ASCII <212>/ PC CSR STAT1 STAT2 STAT3/
;ASCIZ <377>/----- -----/
NUM: ;ASCIZ <377>/HOW MANY DMC11'S TO BE TESTED?/
CSR: ;ASCIZ <377>/CSR ADDRESS?/
VEC: ;ASCIZ <377>/VECTOR ADDRESS?/
PRIO: ;ASCIZ <377>/BR PRIORITY LEVEL? (4,5,6,7)?/
CRAM: ;ASCIZ <377>/IF DMC HAS CRAM (M8204) TYPE "Y", IF CRDM (M8200) TYPE "N"
MODU: ;ASCIZ <377>/WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M
LINE: ;ASCIZ <377>/SWITCH PAC#1 (DDCMP LINE #)?/
BY: ;ASCIZ <377>/SWITCH PAC#2 (M873 BOOT ADD)?/
CONN: ;ASCIZ <377>/IS THE LOOP BACK CONNECTOR ON?/
NACT: ;ASCIZ <377>/NO DEVICES ARE SELECTED/
SMWES: ;ASCIZ <377>/<12>/SWR = /
SMWES1: ;ASCIZ /NEW? /
CONERR: ;ASCIZ <377>/DMC11 FOUND AT NON-STANDARD ADDRESS PC: /
CNERR: ;ASCIZ <377>/EXPECTED FOUND/
DMC: ;ASCIZ / (DMC) /
KMC: ;ASCIZ / (KMC) /
SPEED: ;ASCIZ <377>/DMC11-AR(REMOTE,LOW SPEED) OR DMC11-AL(LOCAL,HIGH SPEED) T
,FVEN
XSTATQ: 5
;BYTE 6,3
TEMP1

```

```

1192 007462 006 003 ;BYTE 6,3
1193 007464 001250 ;TEMP2
1194 007466 006 003 ;BYTE 6,3
1195 007470 001252 ;TEMP3
1196 007472 006 003 ;BYTE 6,3
1197 007474 001254 ;TEMP4
1198 007476 006 002 ;BYTE 6,2
1199 007500 001256 ;TEMP5
1200
1201 ;EVEN
1202
1203 ;BUFFERS FOR INPUT-OUTPUT
1204 007502 000000
1205 007544 007544 INBUF: 0
1206 007544 000000 ;+,+40
1207 007606 007606 ;DATA: 0
1208 ;+,+40
1209
1210 ;ROUTINE USED TO CHANGE SOFTWARE SWITCH
1211 ;REGISTER USING THE CONSOLE TERMINAL
1212 ;-----
1213
1214 007606 022737 000176 001202 CKSWR: CMP #SWREG,SWR ;IS THE SOFT SWR BEING USED?
1215 007614 001077 BNE CKSWRS ;BR IF NO
1216 007616 105777 171362 TSTB #TKCSR ;IS DONE SET?
1217 007622 100003 BPL 28 ;GO ON IF NOT SET
1218 007624 012737 177777 003734 MOV #=1,DONE ;IF DONE SET, SET FLAG
1219 007632 022777 000007 171346 CMP #7,TKDBR ;WAS CTRL G TYPED? (7 BIT ASCII)
1220 007640 001404 BEQ 18 ;BR IF YES
1221 007642 022777 000207 171336 CMP #207,TKDBR ;WAS CTRL G TYPED? (8 BIT ASCII)
1222 007650 001061 BNE CKSWRS ;BR IF NO
1223 007652 010246 18: MOV R2,-(SP) ;STORE R2
1224 007654 010346 MOV R3,-(SP) ;STORE R3
1225 007656 010446 MOV R4,-(SP) ;STORE R4
1226 007660 012737 177777 010016 MOV #=1,SWFLG ;SET SOFT TYPE OUT FLAG
1227 007666 005002 CKSWR1: CLR R2 ;CLEAR NEW SWR CONTENTS
1228 007670 012704 177777 ;SET FLAG TO ALL ONES
1229 007674 104402 007205 TYPE #SWRES ;TYPE "SWR = "
1230 007700 104411 CKSWR2: CNVRT SOFTSW ;TYPE OUT PRESENT CONTENTS
1231 007702 010052 ;OF SOFT SWITCH REGISTER
1232 007704 104402 007215 CKSWR3: TYPE #SWRES1 ;TYPE "NEW?"
1233 007710 004737 010020 CKSWR4: JSR PC,INCHAR ;GET RESPONSE
1234 007714 022703 000015 CMP #15,R3 ;WAS IT A CR?
1235 007720 001424 BEQ 58 ;BR IF YES
1236 007722 022703 000012 CMP #12,R3 ;WAS IT A LF?
1237 007726 001416 BEQ 48 ;BR IF YES
1238 007730 022703 000025 CMP #25,R3 ;WAS IT CTRL U?
1239 007734 001754 BEQ CKSWR1 ;RR IF YES(START OVER)
1240 007736 022703 000007 CMP #7,R3 ;IF CNTL G GET NEXT CHAR
1241 007742 001762 BEQ CKSWR4
1242 007744 005004 CLR R4 ;IT MUST BE A DIGIT SO CLR FLAG
1243 007746 042703 177770 RTC #177770,R3 ;ONLY 0-7 ARE LEGAL SO MASK OFF BITS
1244 007752 006302 ASL R2 ;SHIFT R2 3 TIMES
1245 007754 006302 ASL R2
1246 007756 006302 ASL R2
1247 007760 050302 RTS R3,R2 ;ADD LAST DIGIT

```

```

1248 007762 000752          RP      CKSWR1      ;GET NEXT CHARACTER
1249 007764 012766 002002 000006 48:  MOV      #,START,6(SP) ;IF WAS TYPED SO GO TO START
1250 007772 005704          58:  TST      R4          ;IS FLAG CLEAR?
1251 007774 001902          BNE     68          ;IF NOT DON'T CHANGE SOFT SWR
1252 007776 010277 171200          MOV     R2,#SWR    ;IF YFS THEN WRITE NEW CONTENTS TO SOFT SWR
1253 010002 005037 010016          CLR     SWFLG     ;CLEAR TYPEOUT FLAG
1254 010006 012604          MOV     (SP)+,R4   ;RESTORE R4
1255 010010 012603          MOV     (SP)+,R3   ;RESTORE R3
1256 010012 012602          MOV     (SP)+,R2   ;RESTORE R2
1257 010014 000207          C&SWR5: RTS      PC      ;RETURN
1258
1259 010016 000000          SWFLG: 0
1260
1261 010020 105777 171160          INCHAR: TSTB     #TKCSR
1262 010024 100375          BPL     ,=-4
1263 010026 017703 171154          MOV     #TKDBR,R3
1264 010032 105777 171152          TSTB   #TPCSR
1265 010036 100375          BPL     ,=-4
1266 010040 010377 171146          MOV     R3,#TPDBR
1267 010044 042703 000200          RIC     #BIT7,R3
1268 010050 000207          RTS     PC
1269
1270 010052 000001          SOFTSW: 1
1271 010054          ,BYTE 6,2
1272 010056 000176          SWREG
  
```

```

1273
1274
1275
1276
1277
1278
1279
1280
1281
1282 010060 005737 001306          CYCLE: TST      DMACTV    ;ARE ANY DMC11'S TO BE TESTED?
1283 010064 001004          BNE     18         ;BR IF OK,
1284 010066 104402 007154          TYPE   ,NOACT     ;NO DMC11'S SELECTED!!
1285 010072 000000          HALT   ,          ;STOP THE SHOW,
1286 010074 000776          BR     ,          ;DISQUALIFY CONT. SW,
1287 010076 000241          18:  CLC     #-2       ;CLEAR PROC. CARRY BIT,
1288 010100 006137 001316          ROL     RUN        ;UPDATE POINTER
1289 010104 005537 001316          ADC     RUN        ;CATCH CARRY FROM RUN
1290 010110 062737 000004 001322          ADD     #4,MILK    ;UPDATE POINTER
1291 010116 062737 000010 001320          ADD     #10,CREAM  ;UPDATE ADDRESS POINTER,
1292 010124 022737 001700 001320          CMP     #DM,MAP+200,CREAM
1293 010132 001006          SNE     28        ;KEEP GOING, NOT ALL TESTED FOR,
1294 010134 012737 001500 001320          MOV     #DM,MAP,CREAM ;RESET ADDRESS POINTER,
1295 010142 012737 001702 001322          MOV     #CNT,MAP,MILK ;RESET PASS COUNT POINTER
1296 010150 033737 001316 001306          28:  BIT     RUN,DMACTV ;IS THIS ONE ACTIVE?
1297 010156 001747          BEQ     18        ;BR IF NO
1298 010160 013700 001320          MOV     CREAM,R0   ;GET ADDRESS POINTER
1299 010164 013702 001322          MOV     MILK,R2    ;GET PASS COUNT POINTER
1300 010170 012037 001404          MOV     (R0)+,DMCSR ;LOAD SYSTEM CTRL. REG
1301 010174 011937 001374          MOV     (R0),DMRVEC ;LOAD VECTOR
1302 010200 042737 177000 001374          BIC     #177000,DMRVEC ;CLEAR UNWANTED BITS
1303 010206 012037 001366          MOV     (R0)+,STAT1 ;LOAD STAT1
1304 010212 012037 001370          MOV     (R0)+,STAT2 ;LOAD STAT2
1305 010216 012037 001372          MOV     (R0)+,STAT3 ;LOAD STAT3
1306 010222 012237 001230          MOV     (R2)+,PASCNT ;LOAD PASS COUNT
1307 010226 012237 001232          MOV     (R2)+,ERRCNT ;LOAD ERROR COUNT
1308 010232 012700 000002          MOV     #2,R0      ;SAVE CORE THIS WAY!
1309 010236 013737 001404 001406          MOV     DMCSR,DMCSRH
1310 010244 005237 001406          INC     DMCSRH
1311 010250 013737 001406 001410          MOV     DMCSRH,DMCTL
1312 010256 005237 001410          INC     DMCTL
1313 010262 013737 001410 001412          MOV     DMCTL,DMPO4
1314 010270 060037 001412          ADD     R0,DMPO4
1315 010274 013737 001412 001414          MOV     DMPO4,DMPO6
1316 010302 060037 001414          ADD     R0,DMPO6
1317
1318 010306 013737 001374 001376          MOV     DMRVEC,DMRVLV ;PTY LVL
1319 010314 060037 001376          ADD     R0,DMRVLV   ;
1320 010320 013737 001376 001400          MOV     DMRVLV,DMTVEC ;TX VEC
1321 010326 060037 001400          ADD     R0,DMTVEC   ;
1322 010332 013737 001400 001402          MOV     DMTVEC,DMTLVL ;TX LVL
1323 010340 060037 001402          ADD     R0,DMTLVL
1324
1325 010344 032737 000002 001236          BIT     #SW01,STRTSW ;IS TEST NO. SELECTED
1326 010352 001450          BEQ     48        ;BR IF NO
1327 010354
1328 010354 005737 000042          48:  TST     #42       ;RUNNING IN AUTO MODE?
  
```

```

1329 010360 001045      BNE 78      ;BP IF YES
1330 010362 104402      TYPE      ,MCRLF
1331 010366 104403      INSTR     ;GET TEST NO.
1332 010370 006130      MTSTN
1333 010372 104405      PARAM
1334 010374 000001      1
1335 010376 001000      1000
1336 010400 001226      ISTNO
1337 010402 000      ,BYTE 0
1338 010403 001      ,RYTE 1
1339 010404 012700 012320      MOV      #TST1,R0
1340 010410 022710      56: CMP      (PC)+,(R0)      ;CMP FIRST WORD TO 12737
1341 010412 012737      MOV      (PC)+,#(PC)+
1342 010414 011020      BNE 68      ;BR IF NOT SAME
1343 010416 023767 001226 000002      CMP      TSTNO,2(R0)      ;DOES TSTNO MATCH?
1344 010424 011014      BNE 68      ;BR IF NO
1345 010426 022760 001226 000004      CMP      #TSTNO,4(R0)      ;IS LAST WORD OK?
1346 010434 011010      BNE 68      ;BR IF NO
1347 010436 010037 001214      MOV      R0,RETURN      ;IT IS A LEGAL TEST SO DO IT
1348 010442 104402 005755      TYPE      ,MR
1349 010446 042737 000002 001236      BIC      #SW01,STRTSW
1350 010454 000412      BR 88
1351 010456 005720      68: TST      (R0)+      ;POP R0
1352 010460 020027 033734      CMP      R0,#TLAST+10      ;AT END YET?
1353 010464 001351      BNE 58      ;BR IF NO
1354 010466 104402 005666      TYPE      ,MGM      ;YES ILLEGAL TEST NO.
1355 010472 000730      BR 48      ;TRY AGAIN
1356
1357 010474 012737 012320 001214      76: MOV      #TST1,RETURN      ;PREPARE RETURN ADDRESS
1358 010502 013701 001404      80: MOV      DMCSR,R1      ;R1 = BASE DMC11 ADDRESS
1359 010506 000177 170502      JMP      @RETURN      ;GO START TESTING.
1360
1361
1362      ;ROUTINE USED TO "AUTO SIZE" THE DMC11
1363      ;CSR AND VECTOR.
1364      ;NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
1365      ; ADDRESS RANGE (160000:164000)
1366      ; AND THE VECTOR MAY BE ANY WHERE IN THE
1367      ; FLOATING VECTOR RANGE (300:770)
1368      ;
1369
1370      AUTO_SIZE:
1371 010512 000005      RESET
1372 010514 012702 001500      CSRMAP: MOV      #DM_MAP,R2      ;INSURE A BUS INIT.
1373 010520 005022      18: CLR      (R2)+      ;LOAD MAP POINTER,
1374 010522 022702 001700      CMP      #DM_END,R2      ;ZERO ENTIRE MAP
1375 010526 001374      BNE 18      ;ALL DONE?
1376 010530 005037 001310      CLR      DMNUM      ;BR IF NO
1377 010534 012702 001500      MOV      #DM_MAP,R2      ;SET OCTAL NUMBER OF DMC11'S TO 0
1378 010540 005037 001306      CLR      DMACTV      ;R2 POINTS TO DMC MAP
1379 010544 032737 000001 001236      BIT      #SW00,STRTSW      ;CLEAR ACTIVE
1380 010552 001002      BNE +6      ;QUESTIONS?
1381 010554 000137 011252      JMP 78      ;BR IF YES
1382 010560 012737 000001 001256      MOV      #1,TEMPS      ;IF NO SKIP QUESTIONS
1383 010566 104403      INSTR     ;START WITH 1
1384 010570 006450      NUM
    
```

```

1385 010572 104405      PARAM
1386 010574 000201      1
1387 010576 000020      16.
1388 010600 001252      TEMP3
1389 010602 000      ,BYTE 0
1390 010603 001      ,RYTE 1
1391 010604 013737 001252 001310      MOV      TEMP3,DMNUM      ;DMNUM = HOW MANY
1392 010612 104402 005672      128: TYPE      ,MCRLF
1393 010616 104410      CONVRT      ;TYPE WHICH DMC IS BEING DONE
1394 010620 012002      WHICH      ;TEMPS IS WHICH DMC
1395 010622 005237 001256      INC      TEMPS
1396 010626 104403      INSTR
1397 010630 006510      CSR
1398 010632 104405      PARAM
1399 010634 160000      160000
1400 010636 164000      164000
1401 010640 001254      TEMP4
1402 010642 000      ,BYTE 0
1403 010643 001      ,RYTE 1
1404 010644 013722 001254      MOV      TEMP4,(R2)+      ;STORE CSR IN MAP
1405 010650 104403      INSTR
1406 010652 006526      VEC
1407 010654 104405      PARAM
1408 010656 000000      0
1409 010660 000776      776
1410 010662 001254      TEMP4
1411 010664 000      ,BYTE 0
1412 010665 001      ,RYTE 1
1413 010666 013712 001254      MOV      TEMP4,(R2)      ;STORE VECTOR IN MAP
1414 010672 104402      108: TYPE
1415 010674 006547      Prio      ;ASK WHAT BR LEVEL
1416 010676 004737 012266      JSR      PC,INTTY      ;GET RESPONSE
1417 010702 022703 000024      CMP      #24,R3
1418 010706 101014      BHI 508      ;BR IF LESS THAN 4
1419 010710 022703 000027      CMP      #27,R3
1420 010714 103411      BLO 508      ;BR IF GREATER THAN 7
1421 010716 012704 000011      MOV      #11,R4      ;R4 = NUMBER OF SHIFTS
1422 010722 006303      ASL      R3      ;SHIFT R3 LEFT
1423 010724 005304      DEC      R4      ;DEC SHIFT COUNT
1424 010726 001375      BNE -4      ;BR IF NOT DONE
1425 010730 042703 170777      BIC      #170777,R3      ;BIC UNWANTED BITS
1426 010734 050312      BIS      R3,(R2)      ;PUT BR LEVEL IN STATUS MAP
1427 010736 007403      BR 88      ;CONTINUF.
1428 010740 104402      508: TYPE
1429 010742 005666      MQM      ;RESPONSE IS OUT OF LIMITS
1430 010744 000752      BR 108      ;TRY AGAIN
1431
1432 010746 104402      88: TYPE
1433 010750 006606      CRAM      ;DOES DMC HAVE CRAM?
1434 010752 004737 012266      JSR      PC,INTTY      ;GET REPLY
1435 010756 022703 000131      CMP      #131,R3
1436 010762 001427      BEQ 98      ;YES
1437 010764 022703 000116      CMP      #116,P3      ;NO
1438 010770 001403      BEQ 408      ;NOT A Y OR N
1439 010772 104402      TYPE
1440 010774 005666      MQM      ;TYPE ??
1441 010776 000763      BR 88      ;ASK AGAIN
    
```

```
1441 011000 104402          408:  TYPF
1442 011002 007340          SPEED
1443 011004 004737          JSR      PC,INTTY      ;DMC11=AR OR DMC11=AL7
1444 011010 022703 000122          CMP      #122,R3      ;GET RESPONSE
1445 011014 001414          BEQ      166          ;IS IT R
1446 011016 022703 000114          CMP      #114,R3      ;BR IF REMOTE
1447 011022 001403          BEQ      418          ;IS IT L
1448 011024 104402          TYPE
1449 011026 005666          MQM
1450 011030 000763          BR      408          ;TRY AGAIN
1451 011032 052762 000002 000004 418:  BIS      #BIT1,4(R2)   ;SET BIT1 IN STAT3
1452 011040 000402          BR      166          ;CONTINUE
1453 011042 052712 100000          RTS      #BIT15,(R2)  ;SET BIT 15 IF CRAM
1454 011046 104402          168:  TYPE
1455 011050 006704          MODU
1456 011052 004737 012266          JSR      PC,INTTY      ;ASK WHICH LINE UNIT
1457 011056 022703 000021          CMP      #21,R3      ;GET REPLY
1458 011062 001417          BEQ      308          ;"1"
1459 011064 022703 000022          CMP      #22,R3      ;"2"
1460 011070 001412          BEQ      318          ;"N"
1461 011072 022703 000116          CMP      #116,R3
1462 011076 001403          BEQ      328
1463 011100 104402          TYPE
1464 011102 005666          MQM
1465 011104 000760          BR      166          ;IF NOT A 1,2 OR N TYPE "?"
1466 011106 052722 010000          328:  BIS      #BIT12,(R2)+  ;TRY AGIAN
1467 011112 022222          CMP      (R2)+,(R2)+  ;SET BIT 12 IN STAT2 IF NO LU
1468 011114 000447          BR      338          ;POP OVER STAT2 AND STAT3
1469 011116 052712 020000          318:  BIS      #BIT13,(R2)  ;SET BIT 13 IN STAT2 IF M8202
1470 011122 104402          308:  TYPE
1471 011124 007114          CONN
1472 011126 004737 012266          JSR      PC,INTTY      ;ASK IF LOOP-BACK IS ON
1473 011132 022703 000131          CMP      #131,R3      ;GET REPLY
1474 011136 001406          BEQ      178          ;Y
1475 011140 022703 000116          CMP      #116,R3
1476 011144 001406          BEQ      188          ;N
1477 011146 104402          TYPE
1478 011150 005666          MQM
1479 011152 000763          BR      308          ;IF NOT Y OR N TYPE "?"
1480 011154 052722 040000          178:  BIS      #BIT14,(R2)+  ;TRY AGAIN
1481 011160 000402          BR      198          ;TURNAROUND IS CONNECTED
1482 011162 042722 040000          188:  BIC      #BIT14,(R2)+  ;NO TURNAROUND
1483 011166          198:
1484 011166 104403          INSTR
1485 011170 007016          LINE
1486 011172 104405          PARAM
1487 011174 000000          0
1488 011176 000377          377
1489 011200 001254          TEMP4
1490 011202 000          .BYTE 0
1491 011203 001          .BYTE 1
1492 011204 113722 001254          MOVB   TEMP4,(R2)+  ;STORE SWITCH PAC IN MAP
1493 011210 104403          INSTR
1494 011212 007054          BM
1495 011214 104405          PARAM
1496 011216 000000          0
```

```
1497 011220 000377          377
1498 011222 001254          TEMP4
1499 011224 000          .BYTE 0
1500 011225 001          .BYTE 1
1501 011226 113722 001254          MOVB   TEMP4,(R2)+  ;STORE SWITCH PAC IN MAP
1502 011232 005722          TST     (R2)+
1503 011234 005337 001252          338:  DEC     TEMP3
1504 011240 001402          BEQ     348          ;POP OVER STAT3
1505 011242 000137 010612          JMP     128          ;DEC DMC COUNT
1506 011246 000137 011702          348:  JMP     138          ;BR IF DONE
1507 011252 012701 160000          78:  MOV     #160000,R1    ;JUMP IF NOT
1508 011256 012737 011774 000004          28:  MOV     #68,0#4      ;CONTINUE
1509 011264 005011          CLR     (R1)         ;SET FOR FIRST ADDRESS TO BE TESTED
1510 011266 005711          TST    (R1)         ;SET FOR NON-EXISTANT DEVICE TIME OUT
1511 011270 001172          BNE    38           ;CLEAR SEL0
1512 011272 005061 000006          CLR     6(R1)       ;IF DMC11 DMC5R S/B 0
1513 011276 005761 000006          TST    6(R1)       ;IF NO DEV ; TRAP TO 4, IF NO BIT 8 THEN NO DMC1
1514 011302 001165          BNE    38           ;CLEAR SEL6
1515 011304 012711 002000          MOV     #BIT10,(R1) ;IF DMC11 THEN DMRIC S/B #01
1516 011310 005061 000004          CLR     4(R1)       ;BR IF NOT DMC11
1517 011314 012761 125252 000006          MOV     #125252,6(R1) ;SET ROMO
1518 011322 052711 020000          BIS     #BIT13,(R1) ;CLEAR SEL4
1519 011326 022761 125252 000004          CMP     #125252,4(R1) ;WRITE THIS TO SEL6
1520 011334 001004          BNE    218          ;WRITE IT1
1521 011336 052762 100000 000002          BIS     #BIT15,2(R2) ;WAS IT WRITTEN?
1522 011344 000431          BR      228          ;IF NO IT IS NOT CRAM
1523 011346 012711 001000          MOV     #BIT9,(R1)  ;SET BIT15 IF CRAM
1524 011352 012761 100417 000006          MOV     #100417,6(R1) ;SET ROMI
1525 011360 012711 001400          MOV     #BIT9|BIT8,(R1) ;PUT INSTRUCTION IN SEL6
1526 011364 012711 002000          MOV     #BIT10,(R1) ;CLOCK INSTRUCTION (MICRO PROC FC TO 0)
1527 011370 022761 000626 000006          CMP     #626,6(R1)  ;SET ROMO
1528 011376 001411          BEQ     238          ;IS IT LOCAL CROM
1529 011400 022761 016520 000006          CMP     #16520,6(R1) ;BR IF YES
1530 011406 001410          BEQ     228          ;IS IT REMOTE CROM?
1531 011410 022761 177777 000006          CMP     #-1,6(R1)   ;BR IF YES
1532 011416 001404          BEQ     228          ;NO CROM?
1533 011420 000516          BR      228          ;BR IF YES
1534 011422 052762 000002 000006          238:  BIS     #BIT1,6(R2)  ;NOT A DMC
1535          ;AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DMC11 C8R ADDRESS.
1536 011430 010122          228:  MOV     R1,(R2)+    ;SET BIT 1 IN STAT3
1537 011432 012711 001000          158:  MOV     #BIT9,(P1)  ;STORE C8R IN CORE TABLE.
1538 011436 005061 000004          CLR     4(R1)       ;CLEAR LINE UNIT LOOP
1539 011442 012761 122113 000006          MOV     #122113,6(R1) ;CLEAR PORT4
1540 011450 052711 000400          BIS     #BIT8,(R1)  ;LOAD INSTRUCTION (CLR DTR)
1541 011454 012761 021264 000006          MOV     #021264,6(R1) ;CLOCK INSTRUCTION
1542 011462 052711 000400          BIS     #BIT8,(R1)  ;LOAD INSTRUCTION
1543 011466 122761 000377 000004          CMPB   #377,4(R1)  ;CLOCK INSTRUCTION
1544 011474 001003          BNE    +10          ;IS IT ALL ONES?
1545 011476 052712 010000          BIR    #BIT12,(R2)  ;BR IF NO
1546 011502 000436          BP      208          ;IF YES, NO LINE UNIT, SET STATUS BIT
1547 011504 032761 000002 000004          BIT    #BIT1,4(R1)  ;BR
1548 011512 001403          BEQ    +10          ;IS SWITCH A ONE?
1549 011514 052712 060000          BIS    #BIT13|BIT14,(R2) ;BR IF M8201
1550 011520 000427          BR      208          ;M8202 ASSUME CONNECTOR
1551 011522 032761 000010 000004          BP      208          ;CONNECTOR ON?
1552          BIT    #BIT3,4(R1) ;YES M8202 SET
```

```

1553 011532 012761 000100 000004      MOV      #R16,4(R1)      ;LOAD PORT4
1554 011540 012761 122113 000006      MOV      #122113,6(R1)  ;LOAD INSTRUCTION
1555 011546 052711 000400                BIS      #R16,(R1)      ;CLOCK INSTRUCTION(SET DTR)
1556 011552 012761 021264 000005      MOV      #021264,6(R1)  ;LOAD INSTRUCTION
1557 011560 052711 000400                BIS      #R16,(R1)      ;CLOCK INSTRUCTION(READ MODEM REG)
1558 011564 032761 000010 000004      BIT      #BIT3,4(R1)    ;IS WRDY SET NOW?
1559 011572 001402                BEQ      20$            ;BR IF NO CONNECTOR
1560 011574 052712 040000                BIS      #BIT14,(R2)    ;SET STATUS BIT FOR CONNECTOR
1561 011600 005722                TST      (R2)+          ;POP POINTER
20$:  MOV      #021324,6(R1)  ;PUT INSTRUCTION IN PORT6
1562 011602 012761 021324 000006      MOV      #R17,8(R1)    ;PORT4_LU IS
1563 011610 012711 001400                BLSB    4(R1),(R2)+     ;STORE DDCMP LINE # IN TABLE
1564 011614 156122 000004                MOV      #021344,6(R1)  ;PORT6_INSTRUCTION
1565 011620 012761 021344 000006      MOV      #R18,8(R1)    ;CLOCK INSTP.
1566 011626 012711 001400                BLSB    4(R1),(R2)+     ;STORE RM873 ADD IN TABLE
1567 011632 156122 000004                TST      (R2)+          ;POP OVER STAT3
1568 011636 005722                CLR      (R1)           ;CLEAR ROMI
1569 011640 005011                INC      DMNUM          ;UPDATE DEVICE COUNTER
1570 011642 005237 001310                CMP      #20,DMNUM     ;ARE MAX. NO. OF DEV FOUND?
1571 011646 022737 000020 001310      BEQ      13$            ;YES DON'T LOOK FOR ANY MORE.
1572 011654 001412                CLR      (R1)           ;CLEAR BIT 10
1573 011656 005011                CLR      6(R1)         ;CLEAR SEL 6
3$:   ADD      #10,R1       ;UPDATE CSR POINTER ADDRESS
1574 011660 005061 000006                CMP      #164000,R1    ;BR IF DONE
1575 011664 062701 000010                BEQ      13$            ;JUMP IF NOT
1576 011670 022701 164000                JMP      2$            ;WERE ANY DMC11'S FOUND AT ALL?
1577 011674 001402                DMACTV  5$             ;ERROR AUTO SIZER FOUND NO DMC11'S IN THIS SYS.
1578 011676 000137 011264                MOV      DMNUM,R1     ;SAVE NUMBER OF DEVICES
1579 011702 005037 001306                MOV      R1,SAVNUM
4$:   CLC                ;GENERATE ACTIVE REGISTER OF DEVICES.
1580 011706 005737 001310                ROL      DMACTV        ;SET THE BIT
1581 011712 001423                INC      DMACTV        ;SET THE BIT
1582 011714 013701 001310                DEC      R1            ;BR IF MORE TO GENERATE
1583 011720 010137 001314                BNE     4$             ;RESTORE TRAP VECTOR
1584 011724 000241                MOV      DMACTV,SAVACT ;SAVE ACTIVE REGISTER
1585 011726 006137 001306                VECMAP                ;GO FIND THE VECTOR NOW.
1586 011732 005237 001306                ,MERR2                ;NOTIFY OPR THAT NO DMC11'S FOUND.
1587 011736 005301                CLR      R0            ;MAKE DATA LIGHTS ZERO
1588 011740 001371                HALT                    ;STOP THE SHOW
1589 011742 012737 000006 000004      BR      #-2            ;DISABLE CONT. SW.
1590 011750 013737 001306 001312      MOV      #140,(SP)     ;ENTERED BY NON-EXISTANT TIME-OUT.
1591 011756 000137 012010                RTI                    ;RETURN TO MAINSTREAM
1592 011762 104402 005760                WHICH: 1
1593 011766 005000                ,BYTE 2,2
1594 011770 000000                TEMPS
1595 011772 000776                VECHAP: BIT #3W00,STRISW
1596 011774 012716 011664                BNE     5$             ;SET IOT TRAP Prio TO 7
1597 012000 000002                MOV      #340,#22     ;SET IOT TRAP VECTOR
1598                                MOV      #48,#20      ;SET SOFTWARE POINTER
1599                                MOV      #300,R0      ;FLOATING VECTORS START HERE.
1600
1601
1602
1603
1604
1605
1606
1607
1608

```

```

1609 012044 012701 000302                MOV      #302,R1       ;PC OF IOT INSTR.
1610 012050 010120                MOV      R1,(R0)+      ;START FILLING VECTOR AREA
1611 012052 012721 000004                MOV      #4,(R1)+     ;WITH #2; IOT
1612 012056 022021                CMP      (R0)+,(R1)+   ;ADD 2 TO R0 +R1
1613 012060 020127 001000                CMP      R1,#1000     ;BR IF MORE TO FILL
1614 012064 101771                BLOS    1$             ;STORE TEMPORALLY
1615 012066 013737 001306 001246      MOV      DMACTV,TEMP1  ;BRING OUT A BIT
1616 012074 006037 001246                ROR      TEMP1         ;BR IF ALL DONE
1617 012100 103063                BCC     5$             ;R4 IS INDEX REGISTER
1618 012102 012704 000012                MOV      #12,R4       ;SET P8 TO 7
1619 012106 016437 012252 177776      MOV      BRLVL(R4),P8
1620 012114 011201                MOV      (R2),R1
1621 012116 012761 000200 000004      MOV      #200,4(R1)   ;SET ROMI
1622 012124 012711 001200                MOV      #R17,(R1)    ;PUT INSTRUCTION IN PORT6
1623 012130 012761 121111 000006      MOV      #R17,8(R1)   ;FORCE AN INTERRUPT
1624 012136 012711 001400                MOV      #BIT9,8(R1)  ;STALL
1625 012142 105200                INCB    R0             ;FOR TIME TO INTERRUPT
1626 012144 001376                BNE     #-2            ;GET NEXT LOWEST PS LEVEL
1627 012146 162704 000002                SUB      #2,R4         ;BR IF R4 = 0
1628 012152 001404                BEQ     6$             ;MOVE NEXT LOWER LEVEL IN PS
1629 012154 016437 012252 177776      MOV      BRLVL(R4),P8 ;BR TO DELAY
1630 012162 000767                BR      7$             ;NO INTERRUPT ASSUME 300 AT LEVEL 5 AND FIX DMC11
1631 012164 052762 005300 000002      BIS      #5300,2(R2)  ;CLEAR ROMI
1632 012172 005011                CLR     (R1)           ;POP SOFTWARE POINTER
1633 012174 062702 000010                ADD     #10,R2         ;KEEP GOING
1634 012200 000735                BR      2$             ;GET VECTOR ADDRESS
1635 012202 051662 000002                BIS     (SP),2(R2)    ;CLEAR JUNK
1636 012206 042762 000007 000002      BIC     #7,2(R2)      ;GET BR LEVEL OF DMC11
1637 012214 016405 012254                MOV     BRLVL+2(R4),R5 ;SHIFT LEVEL 4 PLACES
1638 012220 006305                ASL     R5             ;TO THE LEFT FOR THE
1639 012222 006305                ASL     R5             ;STATUS TABLE
1640 012224 006305                ASL     R5
1641 012226 006305                ASL     R5
1642 012230 042705 170777                BIC     #170777,R5    ;CLEAR UNWANTED BITS
1643 012234 050562 000002                BIS     R5,2(R2)     ;PUT BR LEVEL IN STATUS TABLE
1644 012240 022626                CMP     (SP)+,(SP)+   ;POP IOT JUNK OFF STACK
1645 012242 012716 012172                MOV     #38,(SP)     ;SET FOR RETURN
1646 012246 000002                RTI
1647 012250 000207                5$:   RTS      PC       ;ALL DONE WITH "AUTO SIZING"
1648
1649
1650 012252 000000                BRLVL: 0 ;LEVEL 0
1651 012254 000000                0 ;LEVEL 0
1652 012256 000200                200 ;LEVEL 4
1653 012258 000240                240 ;LEVEL 5
1654 012260 000300                300 ;LEVEL 6
1655 012262 000340                340 ;LEVEL 7
1656
1657 012266 105777 166712                INTTY: TSTB #TKC8R    ;WAIT FOR DONE
1658 012272 100375                BPL     #-4            ;PUT CHAR IN R3
1659 012274 017703 166706                MOV     #TKDBR,R3     ;WAIT UNTIL PRINTER IS READY
1660 012300 105777 166704                TSTB   #TPCSR        ;ECHO CHAR
1661 012304 100375                BPL     #-4            ;MASK OFF LOWER CASE
1662 012306 010377 166700                MOV     #P3,#TPPBR   ;RETURN
1663 012312 042703 000240                BIC     #R17,8(R3)
1664 012316 000207                RTS      PC

```

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

```
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675 012320 012737 000001 001226 TST1: MOV #1,TSTNO
1676 012326 012737 012426 001216 MOV #TST2,NEXT
1677 012334 012737 012366 001220 MOV #18,LOCK
1678
1679 012342 013701 001404 MOV DMCSR,R1 ;R1 CONTAINS BASE DMC11 ADDRESS
1680 012346 012700 000004 MOV #4,R0 ;R1 CONTAINS BASE DMC11 ADDRESS
1681 012352 012737 012420 000004 MOV #28,4 ;4 REGISTERS TO BE TESTED
1682 012360 012737 000340 000006 MOV #340,6 ;SET UP TIMEOUT TRAP
1683 012366 005711 18: TST (R1) ;LEVEL 7
1684 012370 000240 NOP ;REFERENCE DEVICE REGISTER
1685 012372 104401 SCOPE1 ;SW09=1?
1686 012374 062701 000002 ADD #2,R1 ;NEXT REGISTER
1687 012400 005300 DEC R0 ;DEC REGISTER COUNT
1688 012407 001371 BNE 18 ;BR IF NOT LAST REGISTER
1689 012404 012737 000006 000004 MOV #6,4 ;RESTORE LOC 4
1690 012412 005037 000006 CLR 6 ;RESTORE LOC 6
1691 012416 104400 SCOPE MOV (SP),R2 ;SCOPE THIS TEST
1692 012420 011602 20: HLT 1 ;GET PC OF TRAP
1693 012422 104001 RTI ;TIME=OUT ERROR
1694 012424 000002
1695
1696
1697
1698
1699
1700
1701
1702
1703 012426 012737 000002 001226 TST2: MOV #2,TSTNO
1704 012434 012737 012456 001216 MOV #TST3,NEXT
1705
1706 012442 005011 CLR (R1) ;R1 CONTAINS BASE DMC11 ADDRESS
1707 012444 005005 CLR R5 ;CLEAR DMCSR
1708 012446 011104 MOV (R1),R4 ;CLEAR "EXPECTED"
1709 012450 001401 BEQ 18 ;PUT DMCSR IN "FOUND"
1710 012452 104002 HLT 2 ;BR IF CLEARED
1711 012454 104400 18: SCOPE ;ERROR DMCSR NOT CLEARED
1712 ;SCOPE THIS TEST
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726 012500 104412
1727 012502 012700 000001
1728 012506 005011
1729 012510 010005
1730 012512 010011
1731 012514 011104
1732 012516 020504
1733 012520 001401
1734 012522 104002
1735 012524 104401
1736 012526 005721
1737 012530 005200
1738 012532 022700 000005
1739 012536 001363
1740 012540 013701 001404
1741 012544 012700 000001
1742 012550 012737 012556 001220
1743 012556 010005
1744 012560 011104
1745 012562 020504
1746 012564 001401
1747 012566 104002
1748 012570 104401
1749 012572 005721
1750 012574 005200
1751 012576 022700 000005
1752 012602 001365
1753 012604 104400
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764 012606 012737 000004 001226 TST4: MOV #4,TSTNO
1765 012614 012737 012704 001216 MOV #TST5,NEXT
1766 012622 012737 012632 001220 MOV #18,LOCK
1767 012630 104412
1768 012632 013701 001404
1769 012636 012705 000001
1770 012642 010511
1771 012644 011104
1772 012646 020504
1773 012650 001401
1774 012652 104002
1775 012654 104401
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
```

DMC11 UNIBUS REGISTER TESTS

```
1721
1722 012456 012737 000003 001226 TST3: MOV #3,TSTNO
1723 012464 012737 012606 001216 MOV #TST4,NEXT
1724 012472 012737 012506 001220 MOV #18,LOCK
1725
1726 012500 104412 ;R1 CONTAINS BASE DMC11 ADDRESS
1727 012502 012700 000001 ;MASTER CLEAR DMC11
1728 012506 005011 ;START PATTERN AT 1
1729 012510 010005 18: CLR (R1) ;CLEAR REGISTER
1730 012512 010011 MOV R0,R5 ;PUT DATA IN "EXPECTED"
1731 012514 011104 MOV (R1),R4 ;WRITE DMC REGISTER WITH PATTERN
1732 012516 020504 CMP R5,R4 ;READ DMC REGISTER INTO "FOUND"
1733 012520 001401 BEQ 28 ;IS DATA CORRECT
1734 012522 104002 HLT 2 ;BR IF YES
1735 012524 104401 28: SCOPE1 ;DATA ERROR
1736 012526 005721 ;SW09=1?
1737 012530 005200 TST (R1)+ ;NEXT REGISTER
1738 012532 022700 000005 INC R0 ;INCREMENT DATA PATTERN
1739 012536 001363 CMP #5,R0 ;LAST REGISTER?
1740 012540 013701 001404 BNE 18 ;BR IF NO
1741 012544 012700 000001 MOV DMCSR,R1 ;BASE DMC11 ADDRESS TO R1
1742 012550 012737 012556 001220 MOV #1,R0 ;RESTART PATTERN AT 1
1743 012556 010005 38: MOV #38,LOCK ;NEW SCOPE1
1744 012560 011104 MOV R0,R5 ;PUT DATA IN "EXPECTED"
1745 012562 020504 MOV (R1),R4 ;READ DMC REGISTER INTO "FOUND"
1746 012564 001401 CMP R5,R4 ;IS DATA CORRECT
1747 012566 104002 BEQ 48 ;BR IF YES
1748 012570 104401 HLT 2 ;DUAL ADDRESSING ERROR
1749 012572 005721 48: SCOPE1 ;SW09=1?
1750 012574 005200 TST (R1)+ ;NEXT REGISTER
1751 012576 022700 000005 INC R0 ;INCREMENT PATTERN
1752 012602 001365 CMP #5,R0 ;LAST REGISTER?
1753 012604 104400 BNE 38 ;BR IF NO
1754 ;SCOPE THIS TEST
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
```

```

1777 012664 042711 000001      38:  HTC  #R10,(R1)  ;CLEAR BIT 0
1778 012670 005005              CLR  R5           ;CLEAR "EXPECTED"
1779 012672 011104              MOV  (R1),R4     ;READ CONTROL STATUS REGISTER
1780 012674 001402              BEQ  48          ;BR IF ZERO
1781 012676 104002              HLT  2           ;DATA ERROR BIT0 NOT CLEARED
1782 012700 104401              SCOP1           ;SW09 UP?
1783 012702 104400              48:  SCOPE              ;SCOPE THIS TEST
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794 012704 012737 000005 001226      TST5: MOV  #5,TSTNO
1795 012712 012737 013002 001216      MOV  #TST6,NEXT
1796 012720 012737 012730 001220      MOV  #18,LOCK
1797 012726 104412              *STCLR          ;MASTER CLEAR DMC11
1798 012730 013701 001404              MOV  DMCSR,R1   ;PUT REGISTER ADDRESS IN R1
1799 012734 012705 000002              MOV  #BIT1,R5   ;PUT DATA IN "EXPECTED"
1800 012740 010511              MOV  R5,(R1)    ;WRITE BIT 1
1801 012742 011104              MOV  (R1),R4    ;READ CONTROL STATUS REGISTER
1802 012744 020504              CMP  R5,R4      ;IS DATA CORRECT
1803 012746 001401              BEQ  28         ;BR IF YES
1804 012750 104002              HLT  2         ;DATA ERROR
1805 012752 104401              SCOP1           ;SW09 UP?
1806 012754 012737 012762 001220      MOV  #38,LOCK   ;NEW SCOP1
1807 012762 042711 000002              BIC  #BIT1,(R1) ;CLEAR BIT 1
1808 012766 005005              CLR  R5         ;CLEAR "EXPECTED"
1809 012770 011104              MOV  (R1),R4    ;READ CONTROL STATUS REGISTER
1810 012772 001402              BEQ  48         ;BR IF ZERO
1811 012774 104002              HLT  2         ;DATA ERROR BIT1 NOT CLEARED
1812 012776 104401              SCOP1           ;SW09 UP?
1813 013000 104400              48:  SCOPE              ;SCOPE THIS TEST
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824 013002 012737 000006 001226      TST6: MOV  #6,TSTNO
1825 013010 012737 013100 001216      MOV  #TST7,NEXT
1826 013016 012737 013026 001220      MOV  #18,LOCK
1827 013024 104412              *STCLR          ;MASTER CLEAR DMC11
1828 013026 013701 001404              MOV  DMCSR,R1   ;PUT REGISTER ADDRESS IN R1
1829 013032 012705 000004              MOV  #BIT2,R5   ;PUT DATA IN "EXPECTED"
1830 013036 010511              MOV  R5,(R1)    ;WRITE BIT 2
1831 013040 011104              MOV  (R1),R4    ;READ CONTROL STATUS REGISTER
1832 013042 020504              CMP  R5,R4      ;IS DATA CORRECT

```

```

1833 013044 001401              BEQ  28         ;BR IF YES
1834 013046 104002              HLT  2         ;DATA ERROR
1835 013050 104401              SCOP1           ;SW09 UP?
1836 013052 012737 013060 001220      28:  MOV  #38,LOCK   ;NEW SCOP1
1837 013060 042711 000004              BIC  #BIT2,(R1) ;CLEAR BIT 2
1838 013064 005005              CLR  R5         ;CLEAR "EXPECTED"
1839 013066 011104              MOV  (R1),R4    ;READ CONTROL STATUS REGISTER
1840 013070 104002              BEQ  48         ;BR IF ZERO
1841 013072 104002              HLT  2         ;DATA ERROR BIT2 NOT CLEARED
1842 013074 104401              SCOP1           ;SW09 UP?
1843 013076 104400              48:  SCOPE              ;SCOPE THIS TEST
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854 013100 012737 000007 001226      TST7: MOV  #7,TSTNO
1855 013106 012737 013176 001216      MOV  #TST10,NEXT
1856 013114 012737 013124 001220      MOV  #18,LOCK
1857 013122 104412              *STCLR          ;MASTER CLEAR DMC11
1858 013124 013701 001404              MOV  DMCSR,R1   ;PUT REGISTER ADDRESS IN R1
1859 013130 012705 000040              MOV  #BIT5,R5   ;PUT DATA IN "EXPECTED"
1860 013134 010511              MOV  R5,(R1)    ;WRITE BIT 5
1861 013136 011104              MOV  (R1),R4    ;READ CONTROL STATUS REGISTER
1862 013140 020504              CMP  R5,R4      ;IS DATA CORRECT
1863 013142 001401              BEQ  28         ;BR IF YES
1864 013144 104002              HLT  2         ;DATA ERROR
1865 013146 104401              SCOP1           ;SW09 UP?
1866 013150 012737 013156 001220      28:  MOV  #38,LOCK   ;NEW SCOP1
1867 013156 042711 000040              BIC  #BIT5,(R1) ;CLEAR BIT 5
1868 013162 005005              CLR  R5         ;CLEAR "EXPECTED"
1869 013164 011104              MOV  (R1),R4    ;READ CONTROL STATUS REGISTER
1870 013166 001402              BEQ  48         ;BR IF ZERO
1871 013170 104002              HLT  2         ;DATA ERROR BITS NOT CLEARED
1872 013172 104401              SCOP1           ;SW09 UP?
1873 013174 104400              48:  SCOPE              ;SCOPE THIS TEST
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884 013176 012737 000010 001226      TST10: MOV  #10,TSTNO
1885 013204 012737 013274 001216      MOV  #TST11,NEXT
1886 013212 012737 013222 001220      MOV  #18,LOCK
1887 013220 104412              *STCLR          ;MASTER CLEAR DMC11
1888 013222 013701 001404              MOV  DMCSR,R1   ;PUT REGISTER ADDRESS IN R1

```

```
1889 013226 012705 000100      MOV    #BIT6,R5      ;PUT DATA IN "EXPECTED"
1890 013232 010511      MOV    R5,(R1)      ;WRITE BIT 6
1891 013234 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
1892 013236 020504      CMP    R5,R4        ;IS DATA CORRECT
1893 013240 001401      BEQ    26           ;BR IF YES
1894 013242 104002      HLT    2            ;DATA ERROR
1895 013244 104401      SCOPE 1            ;$W09 UP?
1896 013246 012737 013254 001220      MOV    #38,LOCK     ;NEW SCOPE
1897 013254 042711 000100      BIC    #BIT6,(R1)   ;CLEAR BIT 6
1898 013260 005005      CLR    R5           ;CLEAR "EXPECTED"
1899 013262 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
1900 013264 001402      BEQ    48           ;BR IF ZERO
1901 013266 104002      HLT    2            ;DATA ERROR BIT6 NOT CLEARED
1902 013270 104401      SCOPE 1            ;$W09 UP?
1903 013272 104400      SCOPE              ;SCOPE THIS TEST
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914 013274 012737 000011 001226      TST11: MOV    #11,TSTNO
1915 013302 012737 013372 001216      MOV    #TST12,NEXT
1916 013310 012737 013320 001220      MOV    #18,LOCK
1917 013316 104412      MSTCLR                ;MASTER CLEAR DMC11
1918 013320 013701 001404      MOV    DMCSR,R1     ;PUT REGISTER ADDRESS IN R1
1919 013324 012705 000200      MOV    #BIT7,R5     ;PUT DATA IN "EXPECTED"
1920 013330 010511      MOV    R5,(R1)      ;WRITE BIT 7
1921 013332 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
1922 013334 020504      CMP    R5,R4        ;IS DATA CORRECT
1923 013336 001401      BEQ    28           ;BR IF YES
1924 013340 104002      HLT    2            ;DATA ERROR
1925 013342 104401      SCOPE 1            ;$W09 UP?
1926 013344 012737 013352 001220      MOV    #38,LOCK     ;NEW SCOPE
1927 013352 042711 000200      BIC    #BIT7,(R1)   ;CLEAR BIT 7
1928 013356 005005      CLR    R5           ;CLEAR "EXPECTED"
1929 013360 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
1930 013362 001402      BEQ    48           ;BR IF ZERO
1931 013364 104002      HLT    2            ;DATA ERROR BIT7 NOT CLEARED
1932 013366 104401      SCOPE 1            ;$W09 UP?
1933 013370 104400      SCOPE              ;SCOPE THIS TEST
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944 013372 012737 000012 001226      TST12: MOV    #12,TSTNO
```

```
1945 013400 012737 013470 001216      MOV    #TST13,NEXT
1946 013406 012737 013416 001220      MOV    #18,LOCK
1947 013414 104412      MSTCLR                ;MASTER CLEAR DMC11
1948 013416 013701 001404      MOV    DMCSR,R1     ;PUT REGISTER ADDRESS IN R1
1949 013422 012705 001000      MOV    #BIT9,R5     ;PUT DATA IN "EXPECTED"
1950 013426 010511      MOV    R5,(R1)      ;WRITE BIT 9
1951 013430 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
1952 013432 020504      CMP    R5,R4        ;IS DATA CORRECT
1953 013434 001401      BEQ    28           ;BR IF YES
1954 013436 104002      HLT    2            ;DATA ERROR
1955 013440 104401      SCOPE 1            ;$W09 UP?
1956 013442 012737 013450 001220      MOV    #38,LOCK     ;NEW SCOPE
1957 013450 042711 001000      BIC    #BIT9,(R1)   ;CLEAR BIT 9
1958 013454 005005      CLR    R5           ;CLEAR "EXPECTED"
1959 013456 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
1960 013460 001402      BEQ    48           ;BR IF ZERO
1961 013462 104002      HLT    2            ;DATA ERROR BIT9 NOT CLEARED
1962 013464 104401      SCOPE 1            ;$W09 UP?
1963 013466 104400      SCOPE              ;SCOPE THIS TEST
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974 013470 012737 000013 001226      TST13: MOV    #13,TSTNO
1975 013476 012737 013566 001216      MOV    #TST14,NEXT
1976 013504 012737 013514 001220      MOV    #18,LOCK
1977 013512 104412      MSTCLR                ;MASTER CLEAR DMC11
1978 013514 013701 001404      MOV    DMCSR,R1     ;PUT REGISTER ADDRESS IN R1
1979 013520 012705 004000      MOV    #BIT11,R5    ;PUT DATA IN "EXPECTED"
1980 013524 010511      MOV    R5,(R1)      ;WRITE BIT 11
1981 013526 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
1982 013530 020504      CMP    R5,R4        ;IS DATA CORRECT
1983 013532 001401      BEQ    28           ;BR IF YES
1984 013534 104002      HLT    2            ;DATA ERROR
1985 013536 104401      SCOPE 1            ;$W09 UP?
1986 013540 012737 013546 001220      MOV    #38,LOCK     ;NEW SCOPE
1987 013546 042711 004000      BIC    #BIT11,(R1)  ;CLEAR BIT 11
1988 013552 005005      CLR    R5           ;CLEAR "EXPECTED"
1989 013554 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
1990 013556 001402      BEQ    48           ;BR IF ZERO
1991 013560 104002      HLT    2            ;DATA ERROR BIT11 NOT CLEARED
1992 013562 104401      SCOPE 1            ;$W09 UP?
1993 013564 104400      SCOPE              ;SCOPE THIS TEST
1994
1995
1996
1997
1998
1999
2000
```

```
2001
2002
2003
2004 013566 012737 000014 001226 TST14: MOV #14,TSNO
2005 013574 012737 013664 001216 MOV #TST15,NEXT
2006 013607 012737 013612 001220 MOV #18,LOCK
2007 013610 104412 MSTCLR ;MASTER CLEAR DMC11
2008 013612 013701 001404 18: MOV DMC8R,R1 ;PUT REGISTER ADDRESS IN R1
2009 013616 012705 010000 MOV #BIT12,R5 ;PUT DATA IN "EXPECTED"
2010 013622 010511 MOV R5,(R1) ;WRITE BIT 12
2011 013624 011104 MOV (R1),R4 ;READ CONTROL STATUS REGISTER
2012 013626 020504 CMP R5,R4 ;IS DATA CORRECT
2013 013630 001401 BEQ 28 ;BR IF YES
2014 013632 104002 HLT 2 ;DATA ERROR
2015 013634 104401 28: SCOP1 ;SW09 UP?
2016 013636 012737 013644 001220 MOV #38,LOCK ;NEW SCOP1
2017 013644 042711 010000 38: BIC #BIT12,(R1) ;CLEAR BIT 12
2018 013650 005005 CLR R5 ;CLEAR "EXPECTED"
2019 013652 011104 MOV (R1),R4 ;READ CONTROL STATUS REGISTER
2020 013654 001402 BEQ 48 ;BR IF ZERO
2021 013656 104002 HLT 2 ;DATA ERROR BIT12 NOT CLEARED
2022 013660 104401 SCOP1 ;SW09 UP?
2023 013662 104400 48: SCOPE ;SCOPE THIS TEST
2024
2025
2026
2027 ;***** TEST 15 *****
2028 ;*CONTROL OUT REGISTER WRITE/READ TEST
2029 ;*SET BIT0, VERIFY BIT0 WAS SET
2030 ;*CLEAR BIT0, VERIFY BIT0 WAS CLEARED
2031 ;*****
2032
2033
2034 013664 012737 000015 001226 TST15: MOV #15,TSNO
2035 013672 012737 013762 001216 MOV #TST16,NEXT
2036 013700 012737 013710 001220 MOV #18,LOCK
2037 013706 104412 MSTCLR ;MASTER CLEAR DMC11
2038 013710 013701 001410 18: MOV DMCTL,R1 ;PUT REGISTER ADDRESS IN R1
2039 013714 012705 000001 MOV #BIT0,R5 ;PUT DATA IN "EXPECTED"
2040 013720 010511 MOV R5,(R1) ;WRITE BIT 0
2041 013722 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2042 013724 020504 CMP R5,R4 ;IS DATA CORRECT
2043 013726 001401 BEQ 28 ;BR IF YES
2044 013730 104002 HLT 2 ;DATA ERROR
2045 013732 104401 28: SCOP1 ;SW09 UP?
2046 013734 012737 013742 001220 MOV #38,LOCK ;NEW SCOP1
2047 013742 042711 000001 38: BIC #BIT0,(R1) ;CLEAR BIT 0
2048 013746 005005 CLR R5 ;CLEAR "EXPECTED"
2049 013750 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2050 013752 001402 BEQ 48 ;BR IF ZERO
2051 013754 104002 HLT 2 ;DATA ERROR BIT0 NOT CLEARED
2052 013756 104401 SCOP1 ;SW09 UP?
2053 013760 104400 48: SCOPE ;SCOPE THIS TEST
2054
2055
2056 ;***** TEST 16 *****
```

```
2057 ;*CONTROL OUT REGISTER WRITE/READ TEST
2058 ;*SET BIT1, VERIFY BIT1 WAS SET
2059 ;*CLEAR BIT1, VERIFY BIT1 WAS CLEARED
2060 ;*****
2061
2062
2063
2064 013762 012737 000016 001226 TST16: MOV #16,TSNO
2065 013770 012737 014060 001216 MOV #TST17,NEXT
2066 013776 012737 014006 001220 MOV #18,LOCK
2067 014004 104412 MSTCLR ;MASTER CLEAR DMC11
2068 014006 013701 001410 18: MOV DMCTL,R1 ;PUT REGISTER ADDRESS IN R1
2069 014012 012705 000002 MOV #BIT1,R5 ;PUT DATA IN "EXPECTED"
2070 014016 010511 MOV R5,(R1) ;WRITE BIT 1
2071 014020 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2072 014022 020504 CMP R5,R4 ;IS DATA CORRECT
2073 014024 001401 BEQ 28 ;BR IF YES
2074 014026 104002 HLT 2 ;DATA ERROR
2075 014030 104401 28: SCOP1 ;SW09 UP?
2076 014032 012737 014040 001220 MOV #38,LOCK ;NEW SCOP1
2077 014040 042711 000002 38: BIC #BIT1,(R1) ;CLEAR BIT 1
2078 014044 005005 CLR R5 ;CLEAR "EXPECTED"
2079 014046 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2080 014050 001402 BEQ 48 ;BR IF ZERO
2081 014052 104002 HLT 2 ;DATA ERROR BIT1 NOT CLEARED
2082 014054 104401 SCOP1 ;SW09 UP?
2083 014056 104400 48: SCOPE ;SCOPE THIS TEST
2084
2085
2086
2087 ;***** TEST 17 *****
2088 ;*CONTROL OUT REGISTER WRITE/READ TEST
2089 ;*SET BIT2, VERIFY BIT2 WAS SET
2090 ;*CLEAR BIT2, VERIFY BIT2 WAS CLEARED
2091 ;*****
2092
2093
2094 014060 012737 000017 001226 TST17: MOV #17,TSNO
2095 014066 012737 014156 001216 MOV #TST20,NEXT
2096 014074 012737 014104 001220 MOV #18,LOCK
2097 014102 104412 MSTCLR ;MASTER CLEAR DMC11
2098 014104 013701 001410 18: MOV DMCTL,R1 ;PUT REGISTER ADDRESS IN R1
2099 014110 012705 000004 MOV #BIT2,R5 ;PUT DATA IN "EXPECTED"
2100 014114 010511 MOV R5,(R1) ;WRITE BIT 2
2101 014116 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2102 014120 020504 CMP R5,R4 ;IS DATA CORRECT
2103 014122 001401 BEQ 28 ;BR IF YES
2104 014124 104002 HLT 2 ;DATA ERROR
2105 014126 104401 28: SCOP1 ;SW09 UP?
2106 014130 012737 014136 001220 MOV #38,LOCK ;NEW SCOP1
2107 014136 042711 000004 38: BIC #BIT2,(R1) ;CLEAR BIT 2
2108 014142 005005 CLR R5 ;CLEAR "EXPECTED"
2109 014144 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2110 014146 001402 BEQ 48 ;BR IF ZERO
2111 014150 104002 HLT 2 ;DATA ERROR BIT2 NOT CLEARED
2112 014152 104401 SCOP1 ;SW09 UP?
```

```
2113 014154 104400 48: SCOPE ;SCOPE THIS TEST
2114
2115
2116 ;***** TEST 20 *****
2117 ;CONTROL OUT REGISTER WRITE/READ TEST
2118 ;SET BIT6, VERIFY BIT6 WAS SET
2119 ;CLEAR BIT6, VERIFY BIT6 WAS CLEARD
2120 ;*****
2121
2122 ; TEST 20
2123 ;-----
2124 014156 012737 000020 001226 TST20: MOV #20,TSTNO
2125 014164 012737 014254 001216 MOV #TST2,NEXT
2126 014172 012737 014202 001220 MOV #18,LOCK
2127 014200 104412 MSTCLR ;MASTER CLEAR DMC11
2128 014207 013701 001410 18: MOV DMCTL,R1 ;PUT REGISTER ADDRESS IN R1
2129 014206 012705 000100 MOV #BIT6,R5 ;PUT DATA IN "EXPECTED"
2130 014212 010511 MOV R5,(R1) ;WRITE BIT 6
2131 014214 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2132 014216 020504 CMP R5,R4 ;IS DATA CORRECT
2133 014220 001401 BEQ 28 ;BR IF YES
2134 014222 104002 HLT 2 ;DATA ERROR
2135 014224 104401 28: SCOP1 ;SW09 UP?
2136 014226 012737 014234 001220 MOV #38,LOCK ;NEW SCOP1
2137 014234 042711 000100 38: BIC #BIT6,(R1) ;CLEAR BIT 6
2138 014240 005005 CLR R5 ;CLEAR "EXPECTED"
2139 014242 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2140 014244 001402 BEQ 48 ;BR IF ZERO
2141 014246 104002 HLT 2 ;DATA ERROR BIT6 NOT CLEARD
2142 014250 104401 SCOP1 ;SW09 UP?
2143 014252 104400 48: SCOPE ;SCOPE THIS TEST
2144
2145
2146 ;***** TEST 21 *****
2147 ;CONTROL OUT REGISTER WRITE/READ TEST
2148 ;SET BIT7, VERIFY BIT7 WAS SET
2149 ;CLEAR BIT7, VERIFY BIT7 WAS CLEARD
2150 ;*****
2151
2152 ; TEST 21
2153 ;-----
2154 014254 012737 000021 001226 TST21: MOV #21,TSTNO
2155 014262 012737 014352 001216 MOV #TST2,NEXT
2156 014270 012737 014300 001220 MOV #18,LOCK
2157 014276 104412 MSTCLR ;MASTER CLEAR DMC11
2158 014300 013701 001410 18: MOV DMCTL,R1 ;PUT REGISTER ADDRESS IN R1
2159 014304 012705 000200 MOV #BIT7,R5 ;PUT DATA IN "EXPECTED"
2160 014310 010511 MOV R5,(R1) ;WRITE BIT 7
2161 014312 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2162 014314 020504 CMP R5,R4 ;IS DATA CORRECT
2163 014316 001401 BEQ 28 ;BR IF YES
2164 014320 104002 HLT 2 ;DATA ERROR
2165 014322 104401 28: SCOP1 ;SW09 UP?
2166 014324 012737 014332 001220 MOV #38,LOCK ;NEW SCOP1
2167 014332 042711 000200 38: BIC #BIT7,(R1) ;CLEAR BIT 7
2168 014336 005005 CLR R5 ;CLEAR "EXPECTED"
```

```
2169 014340 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2170 014342 001402 BEQ 48 ;BR IF ZERO
2171 014344 104002 HLT 2 ;DATA ERROR BIT7 NOT CLEARD
2172 014346 104401 SCOP1 ;SW09 UP?
2173 014350 104400 48: SCOPE ;SCOPE THIS TEST
2174
2175
2176 ;***** TEST 22 *****
2177 ;CONTROL OUT REGISTER WRITE/READ TEST
2178 ;SET BIT12, VERIFY BIT12 WAS SET
2179 ;CLEAR BIT12, VERIFY BIT12 WAS CLEARD
2180 ;*****
2181
2182 ; TEST 22
2183 ;-----
2184 014352 012737 000022 001226 TST22: MOV #22,TSTNO
2185 014360 012737 014450 001216 MOV #TST23,NEXT
2186 014366 012737 014376 001220 MOV #18,LOCK
2187 014374 104412 MSTCLR ;MASTER CLEAR DMC11
2188 014376 013701 001410 18: MOV DMCTL,R1 ;PUT REGISTER ADDRESS IN R1
2189 014402 012705 010000 MOV #BIT12,R5 ;PUT DATA IN "EXPECTED"
2190 014406 010511 MOV R5,(R1) ;WRITE BIT 12
2191 014410 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2192 014412 020504 CMP R5,R4 ;IS DATA CORRECT
2193 014414 001401 BEQ 28 ;BR IF YES
2194 014416 104002 HLT 2 ;DATA ERROR
2195 014420 104401 28: SCOP1 ;SW09 UP?
2196 014422 012737 014430 001220 MOV #38,LOCK ;NEW SCOP1
2197 014430 042711 010000 38: BIC #BIT12,(R1) ;CLEAR BIT 12
2198 014434 005005 CLR R5 ;CLEAR "EXPECTED"
2199 014436 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2200 014440 001402 BEQ 48 ;BR IF ZERO
2201 014442 104002 HLT 2 ;DATA ERROR BIT12 NOT CLEARD
2202 014444 104401 SCOP1 ;SW09 UP?
2203 014446 104400 48: SCOPE ;SCOPE THIS TEST
2204
2205
2206 ;***** TEST 23 *****
2207 ;CONTROL OUT REGISTER WRITE/READ TEST
2208 ;SET BIT13, VERIFY BIT13 WAS SET
2209 ;CLEAR BIT13, VERIFY BIT13 WAS CLEARD
2210 ;*****
2211
2212 ; TEST 23
2213 ;-----
2214 014450 012737 000023 001226 TST23: MOV #23,TSTNO
2215 014456 012737 014546 001216 MOV #TST24,NEXT
2216 014464 012737 014474 001220 MOV #18,LOCK
2217 014472 104412 MSTCLR ;MASTER CLEAR DMC11
2218 014474 013701 001410 18: MOV DMCTL,R1 ;PUT REGISTER ADDRESS IN R1
2219 014500 012705 020000 MOV #BIT13,R5 ;PUT DATA IN "EXPECTED"
2220 014504 010511 MOV R5,(R1) ;WRITE BIT 13
2221 014506 011104 MOV (R1),R4 ;READ CONTROL OUT REGISTER
2222 014510 020504 CMP R5,R4 ;IS DATA CORRECT
2223 014512 001401 BEQ 28 ;BR IF YES
2224 014514 104002 HLT 2 ;DATA ERROR
```

```

2225 014516 104401          28: SCOP1          ;SW09 UP?
2225 014520 012737          MOV          #38,LOCK ;NEW SCOP1
2227 014526 042711 070000 35: BIC          #BIT13,(R1) ;CLEAR BIT 13
2228 014532 005005          CLR          R5        ;CLEAR "EXPECTED"
2229 014534 011104          MOV          (R1),R4   ;READ CONTROL OUT REGISTER
2230 014536 001402          BEQ         48        ;BR IF ZERO
2231 014540 104002          HLT         2         ;DATA ERROR BIT13 NOT CLEARED
2232 014542 104401          SCOP1          ;SW09 UP?
2233 014544 104400          46: SCOPE          ;SCOPE THIS TEST
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244 014546 012737 000024 001226 TST24: MOV          #24,TSTNO
2245 014554 012737 014672 001216 MOV          #TST25,NEXT
2246 014562 012737 014602 001220 MOV          #648,LOCK
2247 014570 104412          MSTCLR          ;MASTER CLEAR DMC11
2248 014572 013701 001412          MOV          DMPO4,R1 ;PUT REGISTER ADDRESS IN R1
2249 014576 012700 000001          MOV          #1,R0    ;START WITH BIT0
2250 014602
2251 014602 010005          648: MOV          R0,R5    ;PUT "EXPECTED" IN R5
2252 014604 010511          MOV          R5,(R1)  ;WRITE PORT4 REGISTER
2253 014606 011104          MOV          (R1),R4  ;READ PORT4 REGISTER
2254 014610 020504          CMP          R5,R4    ;COMPARE EXPECTED AND FOUND
2255 014612 001401          BEQ         658      ;BR IF OK
2256 014614 104002          HLT         2         ;WRITE/READ ERROR
2257 014616 104401          658: SCOP1          ;LOOP TO 648 IF SW09=1
2258 014620 000241          CLC          ;CLEAR CARRY
2259 014622 006100          ROL          R0      ;SHIFT TO NEXT BIT
2260 014624 001366          BNE         648      ;BR IF NOT DONE YET?
2261 014626 012737 014640 001220 MOV          #668,LOCK ;NEW SCOP1
2262 014634 012700 000001          MOV          #1,R0    ;START WITH BIT0
2263 014640
2264 014640 005100          668: COM          R0    ;CHANGE TO A FLOATING ZERO
2265 014642 010005          MOV          R0,R5    ;PUT "EXPCTED" IN R5
2266 014644 010511          MOV          R5,(R1)  ;WRITE PORT4 REGISTER
2267 014646 011104          MOV          (R1),R4  ;READ PORT4 REGISTER
2268 014650 020504          CMP          R5,R4    ;COMPARE EXPECTED AND FOUND
2269 014652 001401          BEQ         678      ;BR IF OK
2270 014654 104002          HLT         2         ;WRITE/READ ERROR
2271 014656 104401          678: SCOP1          ;LOOP TO 668 IF SW09=1
2272 014660 005100          COM          R0      ;CHANGE BACK TO A FLOATING ONE
2273 014662 000241          CLC          ;CLEAR CARRY
2274 014664 006100          ROL          R0      ;SHIFT TO NEXT BIT
2275 014666 001364          BNE         668      ;BR IF NOT DONE YET?
2276 014670 104400          SCOPE          ;SCOPE THIS TEST
2277
2278
2279
2280

```

```

2281
2282
2283
2284
2285
2286
2287 014672 012737 000025 001226 TST25: MOV          #25,TSTNO
2288 014700 012737 015016 001216 MOV          #TST26,NEXT
2289 014706 012737 014726 001220 MOV          #648,LOCK
2290 014714 104412          MSTCLR          ;MASTER CLEAR DMC11
2291 014716 013701 001414          MOV          DMPO6,R1 ;PUT REGISTER ADDRESS IN R1
2292 014722 012700 000001          MOV          #1,R0    ;START WITH BIT0
2293 014726
2294 014726 010005          648: MOV          R0,R5    ;PUT "EXPECTED" IN R5
2295 014730 010511          MOV          R5,(R1)  ;WRITE PORT6 REGISTER
2296 014732 011104          MOV          (R1),R4  ;READ PORT6 REGISTER
2297 014734 020504          CMP          R5,R4    ;COMPARE EXPECTED AND FOUND
2298 014736 001401          BEQ         658      ;BR IF OK
2299 014740 104002          HLT         2         ;WRITE/READ ERROR
2300 014742 104401          658: SCOP1          ;LOOP TO 648 IF SW09=1
2301 014744 000241          CLC          ;CLEAR CARRY
2302 014746 006100          ROL          R0      ;SHIFT TO NEXT BIT
2303 014750 001366          BNE         648      ;BR IF NOT DONE YET?
2304 014752 012737 014764 001220 MOV          #668,LOCK ;NEW SCOP1
2305 014760 012700 000001          MOV          #1,R0    ;START WITH BIT0
2306 014764
2307 014764 005100          668: COM          R0    ;CHANGE TO A FLOATING ZERO
2308 014766 010005          MOV          R0,R5    ;PUT "EXPECTED" IN R5
2309 014770 010511          MOV          R5,(R1)  ;WRITE PORT6 REGISTER
2310 014772 011104          MOV          (R1),R4  ;READ PORT6 REGISTER
2311 014774 020504          CMP          R5,R4    ;COMPARE EXPECTED AND FOUND
2312 014776 001401          BEQ         678      ;BR IF OK
2313 015000 104002          HLT         2         ;WRITE/READ ERROR
2314 015002 104401          678: SCOP1          ;LOOP TO 668 IF SW09=1
2315 015004 005100          COM          R0      ;CHANGE BACK TO A FLOATING ONE
2316 015006 000241          CLC          ;CLEAR CARRY
2317 015010 006100          ROL          R0      ;SHIFT TO NEXT BIT
2318 015012 001364          BNE         668      ;BR IF NOT DONE YET?
2319 015014 104400          SCOPE          ;SCOPE THIS TEST
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330 015016 012737 000026 001226 TST26: MOV          #26,TSTNO
2331 015024 012737 015146 001216 MOV          #TST27,NEXT
2332 015032 012737 015046 001220 MOV          #18,LOCK
2333
2334 015040 104412          MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
2335 015042 012700 000001          MOV          #1,R0    ;MASTER CLEAR DMC11
2336 015046 005011          18:  CLR          (R1) ;START PATTERN AT 1

```

```

2337 015050 110005      MOV#   R0,R5      ;PUT DATA IN "EXPECTED"
2338 015052 110011      MOV#   R0,(R1)   ;WRITE DMC REGISTER WITH PATTERN
2339 015054 111104      MOV#   (R1),R4   ;READ DMC REGISTER INTO "FOUND"
2340 015056 020504      CMP    R5,R4     ;IS DATA CORRECT
2341 015060 001401      BEQ    2#        ;BR IF YES
2342 015062 104002      HLT    2         ;DATA ERROR
2343 015064 104401      SCOPE 1         ;SW09=1?
2344 015066 105721      TSTB  (R1)+     ;NEXT REGISTER
2345 015070 005200      INC    R0        ;INCREMENT DATA PATTERN
2346 015072 022700      CMP    #11,R0   ;LAST REGISTER?
2347 015076 001363      BNE    1#        ;BR IF NO
2348 015100 013701      MOV    DMC5R,R1 ;BASE DMC11 ADDRESS TO R1
2349 015104 012700      MOV    #1,R0     ;RESTART PATTERN AT 1
2350 015110 012737      MOV    #3#,LOCK ;NEW SCOPE1
2351 015116 110005      MOV#   R0,R5     ;PUT DATA IN "EXPECTED"
2352 015120 111104      MOV#   (R1),R4   ;READ DMC REGISTER INTO "FOUND"
2353 015122 020504      CMP    R5,R4     ;IS DATA CORRECT
2354 015124 001401      BEQ    4#        ;BR IF YES
2355 015126 104002      HLT    2         ;DUAL ADDRESSING ERROR
2356 015130 104401      SCOPE 1         ;SW09=1?
2357 015132 105721      TSTB  (R1)+     ;NEXT REGISTER
2358 015134 005200      INC    R0        ;INCREMENT PATTERN
2359 015136 022700      CMP    #11,R0   ;LAST REGISTER?
2360 015142 001363      BNE    3#        ;BR IF NO
2361 015144 104400      SCOPE          ;SCOPE THIS TEST
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372 015146 012737      MOV    #27,TSTNO ;***** TEST 27 *****
2373 015154 012737      MOV    #TST30,NEXT ;MAINTENANCE INSTRUCTION REGISTER TEST
2374 015162 012737      MOV    #1#,LOCK  ;VERIFY THAT THE MAINT IR CAN BE WRITTEN TO ALL ZEROS
2375                                     ;AND ALL ONES, VERIFY THAT IT IS CLEARED ON A BUS RESET,
2376                                     ;*****
2377                                     ; TEST 27
2378                                     ;*****
2379 015170 104412      M#TCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
2380 015172 012711      MOV    #BIT9|BIT10,(R1) ;MASTER CLEAR DMC11
2381 015176 005005      CLR    R5        ;SEL6 IS NOW THE IR
2382 015200 010561      MOV    R5,6(R1)  ;PUT "EXPECTED" IN R5
2383 015204 016104      MOV    6(R1),R4  ;CLEAR THE IR
2384 015210 020504      CMP    R5,R4     ;READ THE IR
2385 015212 001401      BEQ    2#        ;IS IT CLEARED?
2386 015214 104023      HLT    23       ;BR IF YES
2387 015216 104401      SCOPE 1         ;ERROR IR IS NOT CLEAR
2388 015220 012737      MOV    #3#,LOCK ;LOOP TO 16 IF SW09=1
2389 015224 012705      MOV    #=1,R5   ;NEW SCOPE1
2390 015228 012705      MOV    R5,6(R1) ;PUT "EXPECTED" IN R5
2391 015232 010561      MOV    6(R1),R4 ;WRITE ALL ONES TO THE IR
2392 015236 016104      CMP    R5,R4     ;READ THE IR
2393 015240 001401      BEQ    4#        ;IS IT ALL ONES?
2394 015244 104023      HLT    23       ;BR IF YES
2395 015248 104401      SCOPE 1         ;ERROR IR IS NOT = ALL ONES
2396 015250 104401      SCOPE          ;LOOP TO 3# IF SW09=1

```

```

2393 015252 012737      MOV    #5#,LOCK ;NEW SCOPE1
2394 015260 005005      CLR    R5        ;PUT "EXPECTED" IN R5
2395 015262 000005      RESET          ;BUS RESET
2396 015264 012711      MOV    #BIT9|BIT10,(R1) ;SEL6 IS IR
2397 015270 016104      MOV    6(R1),R4  ;READ THE IR
2398 015274 020504      CMP    R5,R4     ;IS IT CLEARED?
2399 015276 001401      BEQ    6#        ;BR IF YES
2400 015300 104023      HLT    23       ;ERROR, IR IS NOT CLEARED
2401 015302 104401      SCOPE 1         ;LOOP TO 5# IF SW09=1
2402 015304 104400      SCOPE          ;SCOPE THIS TEST
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413 015306 012737      MOV    #30,TSTNO ;***** TEST 30 *****
2414 015314 012737      MOV    #TST31,NEXT ;MAINTENANCE INSTRUCTION REGISTER TEST
2415 015322 012737      MOV    #1#,LOCK  ;VERIFY THAT THE MAINT IR CAN BE WRITTEN TO ALL ZEROS
2416                                     ;AND ALL ONES, VERIFY THAT IT IS CLEARED ON A MASTER RESET,
2417                                     ;*****
2418                                     ; TEST 30
2419                                     ;*****
2420 015330 104412      M#TCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
2421 015332 012711      MOV    #BIT9|BIT10,(R1) ;MASTER CLEAR DMC11
2422 015336 005005      CLR    R5        ;SEL6 IS NOW THE IR
2423 015340 010561      MOV    R5,6(R1)  ;PUT "EXPECTED" IN R5
2424 015344 016104      MOV    6(R1),R4  ;CLEAR THE IR
2425 015350 020504      CMP    R5,R4     ;READ THE IR
2426 015352 001401      BEQ    2#        ;IS IT CLEARED?
2427 015354 104023      HLT    23       ;BR IF YES
2428 015356 104401      SCOPE 1         ;ERROR IR IS NOT CLEAR
2429 015360 012737      MOV    #3#,LOCK ;LOOP TO 16 IF SW09=1
2430 015364 012705      MOV    #=1,R5   ;NEW SCOPE1
2431 015368 012705      MOV    R5,6(R1) ;PUT "EXPECTED" IN R5
2432 015372 010561      MOV    6(R1),R4 ;WRITE ALL ONES TO THE IR
2433 015376 016104      CMP    R5,R4     ;READ THE IR
2434 015380 001401      BEQ    4#        ;IS IT ALL ONES?
2435 015384 104023      HLT    23       ;BR IF YES
2436 015386 104401      SCOPE 1         ;ERROR IR IS NOT = ALL ONES
2437 015388 104401      SCOPE          ;LOOP TO 3# IF SW09=1
2438 015392 016104      CLR    R5        ;NEW SCOPE1
2439 015396 016104      B#S    #BIT14,(R1) ;MASTER CLEAR
2440 015400 012711      MOV    #BIT9|BIT10,(R1) ;SEL6 IS IR
2441 015404 016104      MOV    6(R1),R4  ;READ THE IR
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499

```

```

2449 ;*VERIFY INSTRUCTION EXECUTED PROPERLY
2450 ;*INSTRUCTION SHOULD MOVE IBUS*4 TO IBUS*5, IBUS*4 IS ALL 1'S
2451 ;*AND IBUS*5 IS ALL 0'S, RESULT SHOULD BE ALL 1'S IN SEL4
2452 ;*****
2453
2454 ; TEST 31
2455 ;-----
2456 015450 012737 000031 001226 TST31: MOV #31,TSTNO
2457 015456 012737 015534 001216 MOV #TST32,NEXT
2458
2459 015464 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2460 015466 012761 000377 000004 MOV #377,4(R1) ;MASTER CLEAR DMC11
2461 015474 012711 001000 MOV #R19,(R1) ;PORT4 HI-BYTE=0'S LO-BYTE=1'S
2462 015500 012761 121105 000006 MOV #121105,6(R1) ;SET ROMI
2463 015506 052711 001400 BIS #BIT8IBIT9,(R1) ;INSTRUCTION TO PORT6
2464 015512 000240 NOP ;CLK INSTRUCTION, MOVE IBUS*4 TO IBUS*5
2465 015514 012705 177777 MOV #=1,R5 ;PUT "EXPECTED" IN R5
2466 015520 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" INTO R4
2467 015524 020504 CMP R5,R4 ;IS DATA CORRECT
2468 015526 001401 BEQ 10 ;BR IF YES
2469 015530 104003 HLT 3 ;ERROR
2470 015532 104400 101 SCOPE ;SCOPE THIS TEST
2471
2472
2473 ;***** TEST 32 *****
2474 ;*MICRO PROCESSOR IBUS* REGISTER WRITE/READ TEST
2475 ;*FLOAT A 1 THROUGH IBUS* REGISTER 0
2476 ;*FLOAT A 0 THROUGH IBUS* REGISTER 0
2477 ;*****
2478
2479 ; TEST 32
2480 ;-----
2481 015534 012737 000032 001226 TST32: MOV #32,TSTNO
2482 015542 012737 015734 001216 MOV #TST33,NEXT
2483 015550 012737 015570 001220 MOV #648,LOCK
2484
2485 015556 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2486 015560 012702 000000 MOV #0,R2 ;MASTER CLEAR DMC11
2487 015564 012700 000001 MOV #1,R0 ;SAVE REGISTER ADDRESS FOR TYPEOUT
2488 015570 010061 000004 648: ;START WITH BIT 0
2489 015576 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2490 015574 042761 000030 000004 BIC #30,4(R1) ;CLEAR UNWANTED BITS
2491 015602 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2492 015604 121100 12110010 ;MOV DATA TO IBUS* REGISTER 0
2493 015606 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2494 015610 121005 121005;<0*20> ;READ FROM IBUS* REGISTER 0
2495 015612 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2496 015614 042705 000030 BIC #30,R5 ;CLEAR UNWANTED BITS
2497 015620 016104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
2498 015624 120504 CMPB R5,R4 ;DATA CORRECT?
2499 015626 001401 BEQ 658 ;BR IF YES
2500 015630 104004 HLT 4 ;ERROR
2501 015632 104401 658: SCOPI ;SW09=1?
2502 015634 000241 CLC ;CLEAR CARRY
2503 015636 106100 ROLB R0 ;SHIFT BIT IN R0
2504 015640 001353 BNE 648 ;IF R0=0 THEN DONE

```

```

2505 015642 012737 015656 001220 MOV #678,LOCK ;NEW SCOPI
2506 015650 012700 000001 MOV #1,R0 ;START WITH BIT 0
2507 015654 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
2508 015656 678:
2509 015656 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2510 015662 042761 000030 000004 BIC #30,4(R1) ;CLEAR UNWANTED BITS
2511 015670 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2512 015672 121100 12110010 ;MOV DATA TO IBUS* REGISTER 0
2513 015674 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2514 015676 121005 121005;<0*20> ;READ FROM IBUS* REGISTER 0
2515 015700 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2516 015702 042705 000030 BIC #30,R5 ;CLEAR UNWANTED BITS
2517 015706 016104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
2518 015712 120504 CMQB R5,R4 ;DATA CORRECT?
2519 015714 001401 BEQ 688 ;BR IF YES
2520 015716 104004 HLT 4 ;ERROR
2521 015720 104401 688: SCOPI ;SW09=1?
2522 015722 005100 COM R0 ;CHANGE TO FLOATING 1
2523 015724 000241 CLC ;CLEAR CARRY
2524 015726 106100 ROLB R0 ;SHIFT BIT IN R0
2525 015730 001351 BNE 698 ;IF R0=0 THEN DONE
2526 015732 104400 SCOPE ;SCOPE THIS TEST
2527
2528
2529 ;***** TEST 33 *****
2530 ;*MICRO PROCESSOR IBUS* REGISTER WRITE/READ TEST
2531 ;*FLOAT A 1 THROUGH IBUS* REGISTER 2
2532 ;*FLOAT A 0 THROUGH IBUS* REGISTER 2
2533 ;*****
2534
2535 ; TEST 33
2536 ;-----
2537 015734 012737 000033 001226 TST33: MOV #33,TSTNO
2538 015742 012737 016134 001216 MOV #TST34,NEXT
2539 015750 012737 015770 001220 MOV #648,LOCK
2540
2541 015756 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2542 015760 012702 000002 MOV #2,R2 ;MASTER CLEAR DMC11
2543 015764 012700 000001 MOV #1,R0 ;SAVE REGISTER ADDRESS FOR TYPEOUT
2544 015770 010061 000004 648: ;START WITH BIT 0
2545 015776 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2546 015774 042761 000070 000004 BIC #70,4(R1) ;CLEAR UNWANTED BITS
2547 016002 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2548 016004 121102 12110012 ;MOV DATA TO IBUS* REGISTER 2
2549 016006 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2550 016010 121045 121005;<2*20> ;READ FROM IBUS* REGISTER 2
2551 016012 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2552 016014 042705 000070 BIC #70,R5 ;CLEAR UNWANTED BITS
2553 016020 016104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
2554 016024 120504 CMQB R5,R4 ;DATA CORRECT?
2555 016026 001401 BEQ 658 ;BR IF YES
2556 016030 104004 HLT 4 ;ERROR
2557 016032 104401 658: SCOPI ;SW09=1?
2558 016034 000241 CLC ;CLEAR CARRY
2559 016036 106100 ROLB R0 ;SHIFT BIT IN R0
2560 016040 001353 BNE 648 ;IF R0=0 THEN DONE

```

```

2561 016047 012737 016056 001220      MOV    #678,LOCK      ;NEW SCOPE1
2562 016050 012700 000001              MOV    #1,R0          ;START WITH BIT 0
2563 016054 005100              COM    R0             ;CHANGE TO FLOATING ZERO
2564 016056
2565 016056 010061 000004              MOV    R0,4(R1)      ;PUT PATTERN INTO PORT4
2566 016062 042761 000070 000004      BIC    #70,4(R1)     ;CLEAR UNWANTED BITS
2567 016070 104414              ROMCLK 12110012      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2568 016072 121102              ROMCLK 12110012      ;MOV DATA TO IBUS* REGISTER 2
2569 016074 104414              ROMCLK 12110012      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2570 016076 121045              1210051<2*20>      ;READ FROM IBUS* REGISTER 2
2571 016100 010005              MOV    R0,R5         ;PUT EXPECTED IN R5
2572 016102 042705 000070              BIC    #70,R5       ;CLEAR UNWANTED BITS
2573 016106 116104 000005              MOV    5(R1),R4     ;PUT "FOUND" INTO R4
2574 016112 120504              CMPB   R5,R4        ;DATA CORRECT?
2575 016114 001401              BEQ    688          ;BR IF YES
2576 016116 104004              HLT    4            ;ERROR
2577 016170 104401              SCOPE1              ;SW09=1?
2578 016122 005100              COM    R0           ;CHANGE TO FLOATING 1
2579 016124 000241              CLC                    ;CLEAR CARRY
2580 016126 106100              ROLB   R0           ;SHIFT BIT IN R0
2581 016130 001351              BNE    698          ;IF R0=0 THEN DONE
2582 016132 104400              SCOPE                ;SCOPE THIS TEST
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593 016134 012737 000034 001226      TST34: MOV    #34,TSTNO
2594 016142 012737 016310 001216      MOV    #TST35,NEXT
2595 016150 012737 016170 001220      MOV    #648,LOCK
2596
2597 016156 104412              NSTCLR                ;R1 CONTAINS BASE DMC11 ADDRESS
2598 016160 012702 000004              MOV    #4,R2         ;MASTER CLEAR DMC11
2599 016164 012700 000001              MOV    #1,R0        ;SAVE REGISTER ADDRESS FOR TYPEOUT
2600 016170
2601 016170 010061 000004              MOV    R0,4(R1)     ;START WITH BIT 0
2602 016174 104414              ROMCLK 12110014      ;PUT PATTERN INTO PORT4
2603 016176 121104              ROMCLK 12110014      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2604 016200 104414              ROMCLK 12110014      ;MOV DATA TO IBUS* REGISTER 4
2605 016202 121105              1210051<4*20>      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2606 016204 010005              MOV    R0,R5         ;READ FROM IBUS* REGISTER 4
2607 016206 116104 000005              MOV    5(R1),R4     ;PUT EXPECTED IN R5
2608 016212 120504              CMPB   R5,R4        ;PUT "FOUND" INTO R4
2609 016214 001401              BEQ    658          ;DATA CORRECT?
2610 016216 104004              HLT    4            ;BR IF YES
2611 016220 104401              SCOPE1              ;ERROR
2612 016222 000241              CLC                    ;SW09=1?
2613 016224 106100              ROLB   R0           ;CLEAR CARRY
2614 016226 001360              BNE    648          ;SHIFT BIT IN R0
2615 016230 012737 016244 001220      MOV    #678,LOCK   ;IF R0=0 THEN DONE
2616 016236 012700 000001              MOV    #1,R0        ;NEW SCOPE!

```

```

2617 016242 005100              698: COM    R0             ;CHANGE TO FLOATING ZERO
2618 016244
2619 016244 010061 000004              678: MOV    R0,4(R1)      ;PUT PATTERN INTO PORT4
2620 016250 104414              ROMCLK 12110014      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2621 016252 121104              12110014              ;MOV DATA TO IBUS* REGISTER 4
2622 016254 104414              ROMCLK 12110014      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2623 016256 121105              1210051<4*20>      ;READ FROM IBUS* REGISTER 4
2624 016260 010005              MOV    R0,R5         ;PUT EXPECTED IN R5
2625 016262 116104 000005              MOV    5(R1),R4     ;PUT "FOUND" INTO R4
2626 016266 120504              CMPB   R5,R4        ;DATA CORRECT?
2627 016270 001401              BEQ    688          ;BR IF YES
2628 016272 104004              HLT    4            ;ERROR
2629 016274 104401              SCOPE1              ;SW09=1?
2630 016276 005100              COM    R0           ;CHANGE TO FLOATING 1
2631 016300 000241              CLC                    ;CLEAR CARRY
2632 016302 106100              ROLB   R0           ;SHIFT BIT IN R0
2633 016304 001356              BNE    698          ;IF R0=0 THEN DONE
2634 016306 104400              SCOPE                ;SCOPE THIS TEST
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645 016310 012737 000035 001226      TST35: MOV    #35,TSTNO
2646 016316 012737 016464 001216      MOV    #TST36,NEXT
2647 016324 012737 016344 001220      MOV    #648,LOCK
2648
2649 016332 104412              NSTCLR                ;R1 CONTAINS BASE DMC11 ADDRESS
2650 016334 012702 000005              MOV    #5,R2         ;MASTER CLEAR DMC11
2651 016340 012700 000001              MOV    #1,R0        ;SAVE REGISTER ADDRESS FOR TYPEOUT
2652 016344
2653 016344 010061 000004              MOV    R0,4(R1)     ;START WITH BIT 0
2654 016350 104414              ROMCLK 12110015      ;PUT PATTERN INTO PORT4
2655 016352 121105              ROMCLK 12110015      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2656 016354 104414              ROMCLK 12110015      ;MOV DATA TO IBUS* REGISTER 5
2657 016356 121125              1210051<5*20>      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2658 016360 010005              MOV    R0,R5         ;READ FROM IBUS* REGISTER 5
2659 016362 116104 000005              MOV    5(R1),R4     ;PUT EXPECTED IN R5
2660 016366 120504              CMPB   R5,R4        ;PUT "FOUND" INTO R4
2661 016370 001401              BEQ    658          ;DATA CORRECT?
2662 016372 104004              HLT    4            ;BR IF YES
2663 016374 104401              SCOPE1              ;ERROR
2664 016376 000241              CLC                    ;SW09=1?
2665 016400 106100              ROLB   R0           ;CLEAR CARRY
2666 016402 001360              BNE    648          ;SHIFT BIT IN R0
2667 016404 012737 016420 001220      MOV    #678,LOCK   ;IF R0=0 THEN DONE
2668 016412 012700 000001              MOV    #1,R0        ;NEW SCOPE!
2669 016416 005100              698: COM    R0             ;START WITH BIT 0
2670 016420
2671 016420 010061 000004              678: MOV    R0,4(R1)      ;CHANGE TO FLOATING ZERO

```

```
2673 016426 121105 12110015 ;MOV DATA TO IBUS* REGISTER 5
2674 016430 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2675 016432 121125 1210051<4*20> ;READ FROM IBUS* REGISTER 5
2676 016434 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2677 016436 116104 000005 MOVVB 5(R1),R4 ;PUT "FOUND" INTO R4
2678 016442 120504 CMPB R5,R4 ;DATA CORRECT?
2679 016444 001401 BEQ 688 ;BR IF YES
2680 016446 104004 HLT 4 ;ERROR
2681 016450 104401 688: SCOP1 ;SW09=1?
2682 016452 005100 COM R0 ;CHANGE TO FLOATING 1
2683 016454 000241 CLC ;CLEAR CARRY
2684 016456 106100 ROLB R0 ;SHIFT BIT IN R0
2685 016460 001356 BNE 698 ;IF R0=0 THEN DONE
2686 016462 104400 SCOPE ;SCOPE THIS TEST
2687
2688
2689 ;***** TEST 36 *****
2690 ;*MICRO PROCESSOR IBUS* REGISTER WRITE/READ TEST
2691 ;*FLOAT A 1 THROUGH IBUS* REGISTER 10
2692 ;*FLOAT A 0 THROUGH IBUS* REGISTER 10
2693 ;*THE NPR RQ BIT (BIT 0) IS MASKED DURING THIS TEST
2694 ;*****
2695 ; TEST 36
2696 ;-----
2697
2698 016464 012737 000036 001226 TST36: MOV #36,TSTNO
2699 016472 012737 016664 001216 MOV #TST37,NEXT
2700 016500 012737 016520 001220 MOV #648,LOCK
2701
2702 ;R1 CONTAINS BASE DMC11 ADDRESS
2703 ;MASTER CLEAR DMC11
2704 ;SAVE REGISTER ADDRESS FOR TYPEOUT
2705 ;START WITH BIT 0
2706 016506 104412 NSTCLR
2707 016510 012702 000010 MOV #10,R2
2708 016514 012700 000001 MOV #1,R0
2709 016520 648:
2710 016520 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2711 016524 042761 000141 BIC #141,4(R1) ;CLEAR UNWANTED BITS
2712 016532 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2713 016534 121110 121100110 ;MOV DATA TO IBUS* REGISTER 10
2714 016536 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2715 016540 121205 1210051<10*20> ;READ FROM IBUS* REGISTER 10
2716 016542 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2717 016544 042705 000141 BIC #141,R5 ;CLEAR UNWANTED BITS
2718 016550 116104 000005 MOVVB 5(R1),R4 ;PUT "FOUND" INTO R4
2719 016554 120504 CMPB R5,R4 ;DATA CORRECT?
2720 016556 001401 BEQ 658 ;BR IF YES
2721 016560 104004 HLT 4 ;ERROR
2722 016562 104401 658: SCOP1 ;SW09=1?
2723 016564 000241 CLC ;CLEAR CARRY
2724 016566 105100 ROLB R0 ;SHIFT BIT IN R0
2725 016570 001353 BNE 648 ;IF R0=0 THEN DONE
2726 016572 012737 016606 001220 MOV #678,LOCK ;NEW SCOP1
2727 016600 012700 000001 MOV #1,R0 ;START WITH BIT 0
2728 016604 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
2729 016606 678:
2730 016606 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2731 016612 042761 000141 BIC #141,4(R1) ;CLEAR UNWANTED BITS
2732 016620 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
```

```
2729 016622 121110 121100110 ;MOV DATA TO IBUS* REGISTER 10
2730 016624 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2731 016626 121205 1210051<10*20> ;READ FROM IBUS* REGISTER 10
2732 016630 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2733 016632 042705 000141 BIC #141,R5 ;CLEAR UNWANTED BITS
2734 016636 116104 000005 MOVVB 5(R1),R4 ;PUT "FOUND" INTO R4
2735 016642 120504 CMPB R5,R4 ;DATA CORRECT?
2736 016644 001401 BEQ 688 ;BR IF YES
2737 016646 104004 HLT 4 ;ERROR
2738 016650 104401 688: SCOP1 ;SW09=1?
2739 016652 005100 COM R0 ;CHANGE TO FLOATING 1
2740 016654 000241 CLC ;CLEAR CARRY
2741 016656 106100 ROLB R0 ;SHIFT BIT IN R0
2742 016660 001353 BNE 698 ;IF R0=0 THEN DONE
2743 016662 104400 SCOPE ;SCOPE THIS TEST
2744
2745
2746 ;***** TEST 37 *****
2747 ;*MICRO PROCESSOR IBUS* REGISTER WRITE/READ TEST
2748 ;*FLOAT A 1 THROUGH IBUS* REGISTER 11
2749 ;*FLOAT A 0 THROUGH IBUS* REGISTER 11
2750 ;*THE BR RQ BIT, PGM CLOCK BIT, FORCE POWER FAIL BIT
2751 ;*(BITS 7,4,1) ARE ALL MASKED DURING THIS TEST
2752 ;*****
2753 ; TEST 37
2754 ;-----
2755
2756 016664 012737 000037 001226 TST37: MOV #37,TSTNO
2757 016672 012737 017104 001216 MOV #TST40,NEXT
2758 016700 012737 016720 001220 MOV #648,LOCK
2759
2760 ;R1 CONTAINS BASE DMC11 ADDRESS
2761 ;MASTER CLEAR DMC11
2762 ;SAVE REGISTER ADDRESS FOR TYPEOUT
2763 ;START WITH BIT 0
2764 016706 104412 NSTCLR
2765 016710 012702 000011 MOV #11,R2
2766 016714 012700 000001 MOV #1,R0
2767 016720 648:
2768 016720 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2769 016724 042761 000262 BIC #262,4(R1) ;CLEAR UNWANTED BITS
2770 016732 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2771 016734 121111 121100111 ;MOV DATA TO IBUS* REGISTER 11
2772 016736 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2773 016740 121225 1210051<11*20> ;READ FROM IBUS* REGISTER 11
2774 016742 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2775 016744 042705 000262 BIC #262,R5 ;CLEAR UNWANTED BITS
2776 016750 052705 000020 BIE #20,R5 ;ADD THESE BITS
2777 016754 116104 000005 MOVVB 5(R1),R4 ;PUT "FOUND" INTO R4
2778 016760 052704 000020 BIS #20,R4 ;ADD THIS BIT
2779
2780 016764 120504 CMPB R5,R4 ;DATA CORRECT?
2781 016766 001401 BEQ 658 ;BR IF YES
2782 016770 104004 HLT 4 ;ERROR
2783 016772 104401 658: SCOP1 ;SW09=1?
2784 016774 000241 CLC ;CLEAR CARRY
2785 016776 106100 ROLB R0 ;SHIFT BIT IN R0
2786 017000 001347 BNE 648 ;IF R0=0 THEN DONE
2787 017002 012737 017016 001220 MOV #678,LOCK ;NEW SCOP1
2788 017010 012700 000001 MOV #1,R0 ;START WITH BIT 0
2789 017014 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
```

```

2785 017016          010061 000004          678: MOV   R0,4(R1)          ;PUT PATTERN INTO PORT4
2786 017016          010061 000004          BIC   #262,4(P1)       ;CLEAR UNWANTED BITS
2787 017022          042761 000262 000004          ROMCLK 121100111       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2788 017030          104414          ROMCLK 122100100       ;MOV DATA TO IBUS REGISTER 1
2789 017032          121111          ROMCLK 210051<11*20>  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2790 017034          104414          MOV   R0,R5           ;READ FROM IBUS REGISTER 1
2791 017036          121225          BIC   #262,R5         ;PUT EXPECTED IN R5
2792 017040          010005          BIC   #20,R5          ;CLEAR UNWANTED BITS
2793 017042          042705 000262          BIS   #20,R5          ;ADD THESE BITS
2794 017046          052705 000020          MOV# 5(R1),R4        ;PUT "FOUND" INTO R4
2795 017052          116104 000005          BIS   #20,R4          ;ADD THIS BIT
2796 017056          052704 000020          CMPB R5,R4           ;DATA CORRECT?
2797 017062          120504          BEQ   688             ;BR IF YES
2798 017064          001401          HLT   4               ;ERROR
2799 017066          104004          SCOPI #0              ;SW09=1?
2800 017070          104401          COM   R0              ;CHANGE TO FLOATING 1
2801 017072          005100          CLC                    ;CLEAR CARRY
2802 017074          000241          ROLB R0               ;SHIFT BIT IN R0
2803 017076          106100          BNE   698             ;IF R0=0 THEN DONE
2804 017100          001345          SCOPE                 ;SCOPE THIS TEST
2805 017102          104400
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816 017104          012737 000040 001226          TST40: MOV   #40,TSTNO
2817 017112          012737 017260 001216          MOV   #TST41,NEXT
2818 017120          012737 017140 001220          MOV   #648,LOCK
2819
2820 017126          104412          MSTCLR                ;R1 CONTAINS BASE DMC11 ADDRESS
2821 017130          012702 000000          MOV   #0,R2           ;MASTER CLEAR DMC11
2822 017134          012700 000001          MOV   #1,R0           ;SAVE REGISTER ADDRESS FOR TYPEOUT
2823 017140
2824 017140          010061 000004          648: MOV   R0,4(R1)          ;PUT PATTERN INTO PORT4
2825 017144          104414          ROMCLK 122100100       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2826 017146          122100          ROMCLK 210051<0*20>  ;MOV DATA TO IBUS REGISTER 0
2827 017150          104414          MOV   R0,R5           ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2828 017152          021005          MOV   R0,R5           ;READ FROM IBUS REGISTER 0
2829 017154          010005          MOV# 5(R1),R4        ;PUT EXPECTED IN R5
2830 017156          116104 000005          MOV# 5(R1),R4        ;PUT "FOUND" INTO R4
2831 017162          120504          CMPB R5,R4           ;DATA CORRECT?
2832 017164          001401          BEQ   658             ;BR IF YES
2833 017166          104005          HLT   5               ;ERROR
2834 017170          104401          658: SCOPI #1          ;SW09=1?
2835 017172          000241          CLC                    ;CLEAR CARRY
2836 017174          106100          ROLB R0               ;SHIFT BIT IN R0
2837 017176          001360          BNE   648             ;IF R0=0 THEN DONE
2838 017200          012737 017214 001220          MOV   #678,LOCK      ;NEW SCOPI
2839 017206          012700 000001          MOV   #1,R0           ;START WITH BIT 0
2840 017212          005100          698: COM   R0          ;CHANGE TO FLOATING ZERO

```

```

2841 017214          010061 000004          678: MOV   R0,4(R1)          ;PUT PATTERN INTO PORT4
2842 017214          010061 000004          ROMCLK 122100100       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2843 017220          104414          ROMCLK 122100100       ;MOV DATA TO IBUS REGISTER 0
2844 017222          122100          ROMCLK 210051<0*20>  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2845 017224          104414          MOV   R0,R5           ;READ FROM IBUS REGISTER 0
2846 017226          021005          MOV   R0,R5           ;PUT EXPECTED IN R5
2847 017230          010005          MOV# 5(R1),R4        ;PUT "FOUND" INTO R4
2848 017232          116104 000005          MOV# 5(R1),R4        ;DATA CORRECT?
2849 017236          120504          CMPB R5,R4           ;BR IF YES
2850 017240          001401          BEQ   688             ;BR IF YES
2851 017242          104005          HLT   5               ;ERROR
2852 017244          104401          688: SCOPI #1          ;SW09=1?
2853 017246          005100          COM   R0              ;CHANGE TO FLOATING 1
2854 017250          000241          CLC                    ;CLEAR CARRY
2855 017252          106100          ROLB R0               ;SHIFT BIT IN R0
2856 017254          001356          BNE   698             ;IF R0=0 THEN DONE
2857 017256          104400          SCOPE                 ;SCOPE THIS TEST
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868 017260          012737 000041 001226          TST41: MOV   #41,TSTNO
2869 017266          012737 017434 001216          MOV   #TST42,NEXT
2870 017274          012737 017314 001220          MOV   #648,LOCK
2871
2872 017302          104412          MSTCLR                ;R1 CONTAINS BASE DMC11 ADDRESS
2873 017304          012702 000001          MOV   #1,R2           ;MASTER CLEAR DMC11
2874 017310          012700 000001          MOV   #1,R0           ;SAVE REGISTER ADDRESS FOR TYPEOUT
2875 017314
2876 017314          010061 000004          648: MOV   R0,4(R1)          ;PUT PATTERN INTO PORT4
2877 017320          104414          ROMCLK 122100100       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2878 017322          122100          ROMCLK 210051<1*20>  ;MOV DATA TO IBUS REGISTER 1
2879 017324          104414          MOV   R0,R5           ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2880 017326          021025          MOV   R0,R5           ;READ FROM IBUS REGISTER 1
2881 017330          010005          MOV   R0,R5           ;PUT EXPECTED IN R5
2882 017332          116104 000005          MOV# 5(R1),R4        ;PUT "FOUND" INTO R4
2883 017336          120504          CMPB R5,R4           ;DATA CORRECT?
2884 017340          001401          BEQ   658             ;BR IF YES
2885 017342          104005          HLT   5               ;ERROR
2886 017344          104401          658: SCOPI #1          ;SW09=1?
2887
2888 017346          000241          CLC                    ;CLEAR CARRY
2889 017350          106100          ROLB R0               ;SHIFT BIT IN R0
2890 017352          001360          BNE   648             ;IF R0=0 THEN DONE
2891 017354          012737 017370 001220          MOV   #678,LOCK      ;NEW SCOPI
2892 017362          012700 000001          MOV   #1,R0           ;START WITH BIT 0
2893 017366          005100          698: COM   R0          ;CHANGE TO FLOATING ZERO
2894 017370
2895 017370          010061 000004          678: MOV   R0,4(R1)          ;PUT PATTERN INTO PORT4
2896 017374          104414          ROMCLK 122100100       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2897 017376          122100          ROMCLK 210051<1*20>  ;MOV DATA TO IBUS REGISTER 1

```

```
2897 017400 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2898 017402 021025 210051<1*20> ;READ FROM IBUS REGISTER 1
2899 017404 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2900 017406 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
2901 017412 120504 CMPB R5,R4 ;DATA CORRECT?
2902 017414 001401 BEQ 688 ;BR IF YES
2903 017416 104005 HLT 5 ;ERROR
2904 017420 104401 688: SCOP1 ;SW09=1?
2905 017422 005100 COM R0 ;CHANGE TO FLOATING 1
2906 017424 000241 CLC ;CLEAR CARRY
2907 017426 106100 ROLB R0 ;SHIFT BIT IN R0
2908 017430 001356 BNE 698 ;IF R0=0 THEN DONE
2909 017432 104400 SCOPE ;SCOPE THIS TEST
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920 017434 012737 000442 001226 TST42: ;-----
2921 017442 012737 017610 001216 MOV #42,TSTNO
2922 017450 012737 017470 001220 MOV #TST43,NEXT
2923 MOV #648,LOCK
2924 017456 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2925 017460 012702 000002 MOV #2,R2 ;MASTER CLEAR DMC11
2926 017464 012700 000001 MOV #1,R0 ;SAVE REGISTER ADDRESS FOR TYPEOUT
2927 017470 648: ;START WITH BIT 0
2928 017470 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2929 017474 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2930 017476 122102 12210012 ;MOV DATA TO IBUS REGISTER 2
2931 017500 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2932 017502 021045 210051<2*20> ;READ FROM IBUS REGISTER 2
2933 017504 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2934 017506 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
2935 017512 120504 CMPB R5,R4 ;DATA CORRECT?
2936 017514 001401 BEQ 658 ;BR IF YES
2937 017516 104005 HLT 5 ;ERROR
2938 017520 104401 658: SCOP1 ;SW09=1?
2939 017522 000241 CLC ;CLEAR CARRY
2940 017524 106100 ROLB R0 ;SHIFT BIT IN R0
2941 017526 001360 BNE 648 ;IF R0=0 THEN DONE
2942 017530 012737 017544 001220 MOV #678,LOCK ;NEW SCOP1
2943 017536 012700 000001 MOV #1,R0 ;START WITH BIT 0
2944 017542 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
2945 017544 678:
2946 017544 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2947 017550 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2948 017552 122102 12210012 ;MOV DATA TO IBUS REGISTER 2
2949 017554 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2950 017556 021045 210051<2*20> ;READ FROM IBUS REGISTER 2
2951 017560 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2952 017562 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
```

```
2953 017566 120504 CMPB R5,R4 ;DATA CORRECT?
2954 017570 001401 BEQ 688 ;BR IF YES
2955 017572 104005 HLT 5 ;ERROR
2956 017574 104401 688: SCOP1 ;SW09=1?
2957 017576 005100 COM R0 ;CHANGE TO FLOATING 1
2958 017600 000241 CLC ;CLEAR CARRY
2959 017602 106100 ROLB R0 ;SHIFT BIT IN R0
2960 017604 001356 BNE 698 ;IF R0=0 THEN DONE
2961 017606 104400 SCOPE ;SCOPE THIS TEST
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972 017610 012737 000043 001226 TST43: ;-----
2973 017616 012737 017764 001216 MOV #43,TSTNO
2974 017620 012737 017644 001220 MOV #TST44,NEXT
2975 MOV #648,LOCK
2976 017632 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2977 017634 012702 000003 MOV #3,R2 ;MASTER CLEAR DMC11
2978 017640 012700 000001 MOV #1,R0 ;SAVE REGISTER ADDRESS FOR TYPEOUT
2979 017644 648: ;START WITH BIT 0
2980 017644 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2981 017650 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2982 017652 122103 12210013 ;MOV DATA TO IBUS REGISTER 3
2983 017654 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2984 017656 021065 210051<3*20> ;READ FROM IBUS REGISTER 3
2985 017660 010005 MOV R0,R5 ;PUT EXPECTED IN R5
2986 017662 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
2987 017666 120504 CMPB R5,R4 ;DATA CORRECT?
2988 017670 001401 BEQ 658 ;BR IF YES
2989 017672 104005 HLT 5 ;ERROR
2990 017674 104401 658: SCOP1 ;SW09=1?
2991 017676 000241 CLC ;CLEAR CARRY
2992 017700 106100 ROLB R0 ;SHIFT BIT IN R0
2993 017702 001360 BNE 648 ;IF R0=0 THEN DONE
2994 017704 012737 017720 001220 MOV #678,LOCK ;NEW SCOP1
2995 017712 012700 000001 MOV #1,R0 ;START WITH BIT 0
2996 017716 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
2997 017720 678:
2998 017720 010061 000004 MOV R0,4(R1) ;PUT PATTERN INTO PORT4
2999 017724 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3000 017726 122103 12210013 ;MOV DATA TO IBUS REGISTER 3
3001 017730 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3002 017732 021065 210051<3*20> ;READ FROM IBUS REGISTER 3
3003 017734 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3004 017736 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3005 017742 120504 CMPB R5,R4 ;DATA CORRECT?
3006 017744 001401 BEQ 688 ;BR IF YES
3007 017746 104005 HLT 5 ;ERROR
3008 017750 104401 688: SCOP1 ;SW09=1?
```

```
3009 017752 005100 COM R0 ;CHANGE TO FLOATING 1
3010 017754 002241 CLC ;CLEAR CARRY
3011 017756 106100 ROLB R0 ;SHIFT BIT IN R0
3012 017760 001356 BNE 698 ;IF R0=0 THEN DONE
3013 017767 104400 SCOPE ;SCOPE THIS TEST
3014
3015
3016 ;***** TEST 44 *****
3017 ;*MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
3018 ;*FLOAT A 1 THROUGH IBUS REGISTER 4
3019 ;*FLOAT A 0 THROUGH IBUS REGISTER 4
3020 ;*****
3021
3022 ; TEST 44
3023 ;-----
3024 017764 012737 000044 001226 TST44: MOV #44,TSTNO
3025 017772 012737 020140 001216 MOV #TST45,NEXT
3026 020000 012737 020020 001220 MOV #648,LOCK
3027
3028 020006 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3029 020010 012702 000004 MOV #4,R2 ;MASTER CLEAR DMC11
3030 020014 012700 000001 MOV #1,R0 ;SAVE REGISTER ADDRESS FOR TYPEOUT
3031 020020 648: ;START WITH BIT 0
3032 020020 010061 000004 MOV R0,R4(R1) ;PUT PATTERN INTO PORT4
3033 020024 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3034 020026 122104 ROMCLK 12210014 ;MOV DATA TO IBUS REGISTER 4
3035 020030 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3036 020032 021105 210051<4*20> ;READ FROM IBUS REGISTER 4
3037 020034 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3038 020036 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3039 020042 120504 CMPB R5,R4 ;DATA CORRECT?
3040 020044 001401 BEQ 658 ;BR IF YES
3041 020046 104005 HLT 5 ;ERROR
3042 020050 104401 658: SCOP1 ;SW09=1?
3043 020052 000241 CLC ;CLEAR CARRY
3044 020054 106100 ROLB R0 ;SHIFT BIT IN R0
3045 020056 001360 BNE 648 ;IF R0=0 THEN DONE
3046 020060 012737 020074 001220 MOV #678,LOCK ;NEW SCOP1
3047 020066 012700 000001 MOV #1,R0 ;START WITH BIT 0
3048 020072 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
3049 020074 678:
3050 020074 010061 000004 MOV R0,R4(P1) ;PUT PATTERN INTO PORT4
3051 020100 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3052 020102 122104 ROMCLK 12210014 ;MOV DATA TO IBUS REGISTER 4
3053 020104 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3054 020106 021105 210051<4*20> ;READ FROM IBUS REGISTER 4
3055 020110 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3056 020112 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3057 020116 120504 CMPB R5,R4 ;DATA CORRECT?
3058 020120 001401 BEQ 688 ;BR IF YES
3059 020122 104005 HLT 5 ;ERROR
3060 020124 104401 688: SCOP1 ;SW09=1?
3061 020126 005100 COM R0 ;CHANGE TO FLOATING 1
3062 020130 000241 CLC ;CLEAR CARRY
3063 020132 106100 ROLB R0 ;SHIFT BIT IN R0
3064 020134 001356 BNE 698 ;IF R0=0 THEN DONE
```

```
3065 020136 104400 SCOPE ;SCOPE THIS TEST
3066
3067
3068 ;***** TEST 45 *****
3069 ;*MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
3070 ;*FLOAT A 1 THROUGH IBUS REGISTER 5
3071 ;*FLOAT A 0 THROUGH IBUS REGISTER 5
3072 ;*****
3073
3074 ; TEST 45
3075 ;-----
3076 020140 012737 000045 001226 TST45: MOV #45,TSTNO
3077 020146 012737 020314 001216 MOV #TST46,NEXT
3078 020154 012737 020174 001220 MOV #648,LOCK
3079
3080 020162 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3081 020164 012702 000005 MOV #5,R2 ;MASTER CLEAR DMC11
3082 020170 012700 000001 MOV #1,R0 ;SAVE REGISTER ADDRESS FOR TYPEOUT
3083 020174 648: ;START WITH BIT 0
3084 020174 010061 000004 MOV R0,R4(R1) ;PUT PATTERN INTO PORT4
3085 020200 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3086 020202 122105 ROMCLK 12210015 ;MOV DATA TO IBUS REGISTER 5
3087 020204 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3088 020206 021125 210051<5*20> ;READ FROM IBUS REGISTER 5
3089 020210 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3090 020212 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3091 020216 120504 CMPB R5,R4 ;DATA CORRECT?
3092 020220 001401 BEQ 658 ;BR IF YES
3093 020222 104005 HLT 5 ;ERROR
3094 020224 104401 658: SCOP1 ;SW09=1?
3095 020226 000241 CLC ;CLEAR CARRY
3096 020230 106100 ROLB R0 ;SHIFT BIT IN R0
3097 020232 001360 BNE 648 ;IF R0=0 THEN DONE
3098 020234 012737 020250 001220 MOV #678,LOCK ;NEW SCOP1
3099 020242 012700 000001 MOV #1,R0 ;START WITH BIT 0
3100 020246 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
3101 020250 678:
3102 020250 010061 000004 MOV R0,R4(R1) ;PUT PATTERN INTO PORT4
3103 020254 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3104 020256 122105 ROMCLK 12210015 ;MOV DATA TO IBUS REGISTER 5
3105 020260 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3106 020262 021125 210051<5*20> ;READ FROM IBUS REGISTER 5
3107 020264 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3108 020266 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3109 020272 120504 CMPB R5,R4 ;DATA CORRECT?
3110 020274 001401 BEQ 688 ;BR IF YES
3111 020276 104005 HLT 5 ;ERROR
3112 020300 104401 688: SCOP1 ;SW09=1?
3113 020302 005100 COM R0 ;CHANGE TO FLOATING 1
3114 020304 000241 CLC ;CLEAR CARRY
3115 020306 106100 ROLB R0 ;SHIFT BIT IN R0
3116 020310 001356 BNE 698 ;IF R0=0 THEN DONE
3117 020312 104400 SCOPE ;SCOPE THIS TEST
3118
3119
3120 ;***** TEST 46 *****
```

```
3121 ;*MICRO PPROCESSOR IBUS REGISTER WRITE/READ TEST
3122 ;*FLOAT A 1 THROUGH IBUS REGISTER 6
3123 ;*FLOAT A 0 THROUGH IBUS REGISTER 6
3124 ;!*****
3125
3126 ; TEST 46
3127 ;-----
3128 020314 012737 000046 001226 TST46: MOV #46,TSTNO
3129 020322 012737 020470 001216 MOV #TST47,NEXT
3130 020330 012737 020350 001220 MOV #648,LOCK
3131
3132 ;R1 CONTAINS BASE DMC11 ADDRESS
3133 ;MASTER CLEAR DMC11
3134 ;SAVE REGISTER ADDRESS FOR TYPEOUT
3135 ;START WITH BIT 0
3136 020336 104412 MSTCLR
3137 020340 012702 000006 MOV #6,R2
3138 020344 012700 000001 MOV #1,R0
3139 020350 010001 000004 648: MOV R0,4(R1) ;PUT PATTERN INTO PORT4
3140 020354 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3141 020356 122106 12210016 ;MOV DATA TO IBUS REGISTER 6
3142 020360 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3143 020362 021145 210051<6*20> ;READ FROM IBUS REGISTER 6
3144 020364 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3145 020366 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3146 020372 120504 CMPB R5,R4 ;DATA CORRECT?
3147 020374 001401 BEQ 658 ;BR IF YES
3148 020376 104005 HLT 5 ;ERROR
3149 020400 104401 658: SCOP1 ;SW09=1?
3150 020402 000241 CLC ;CLEAR CARRY
3151 020404 106100 ROLB R0 ;SHIFT BIT IN R0
3152 020406 001360 BNE 648 ;IF R0=0 THEN DONE
3153 020410 012737 020424 001220 MOV #678,LOCK ;NEW SCOPI
3154 020416 012700 000001 MOV #1,R0 ;START WITH BIT 0
3155 020422 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
3156 020424 010061 000004 678: MOV R0,4(R1) ;PUT PATTERN INTO PORT4
3157 020430 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3158 020432 122106 12210016 ;MOV DATA TO IBUS REGISTER 6
3159 020434 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3160 020436 021145 210051<6*20> ;READ FROM IBUS REGISTER 6
3161 020440 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3162 020442 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3163 020446 120504 CMPB R5,R4 ;DATA CORRECT?
3164 020450 001401 BFQ 688 ;BR IF YES
3165 020452 104005 HLT 5 ;ERROR
3166 020454 104401 688: SCOP1 ;SW09=1?
3167 020456 005100 COM R0 ;CHANGE TO FLOATING 1
3168 020460 000241 CLC ;CLEAR CARRY
3169 020462 106100 ROLB R0 ;SHIFT BIT IN R0
3170 020464 001356 BNE 698 ;IF R0=0 THEN DONE
3171 020466 104400 SCOPE ;SCOPE THIS TEST
3172
3173 ;***** TEST 47 *****
3174 ;*MICRO PPROCESSOR IBUS REGISTER WRITE/READ TEST
3175 ;*FLOAT A 1 THROUGH IBUS REGISTER 7
3176 ;*FLOAT A 0 THROUGH IBUS REGISTER 7
3177 ;!*****
```

```
3177 ; TEST 47
3178 ;-----
3179
3180 020470 012737 000047 001226 TST47: MOV #47,TSTNO
3181 020476 012737 020644 001216 MOV #TST50,NEXT
3182 020504 012737 020524 001220 MOV #648,LOCK
3183
3184 ;R1 CONTAINS BASE DMC11 ADDRESS
3185 ;MASTER CLEAR DMC11
3186 ;SAVE REGISTER ADDRESS FOR TYPEOUT
3187 ;START WITH BIT 0
3188 020512 104412 MSTCLR
3189 020514 012702 000007 MOV #7,R2
3190 020520 012700 000001 MOV #1,R0
3191 020524 010001 000004 648: MOV R0,4(R1) ;PUT PATTERN INTO PORT4
3192 020530 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3193 020532 122107 12210017 ;MOV DATA TO IBUS REGISTER 7
3194 020534 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3195 020536 021165 210051<7*20> ;READ FROM IBUS REGISTER 7
3196 020540 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3197 020542 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3198 020546 120504 CMPB R5,R4 ;DATA CORRECT?
3199 020550 001401 BEQ 658 ;BR IF YES
3200 020552 104005 HLT 5 ;ERROR
3201 020554 104401 658: SCOP1 ;SW09=1?
3202 020556 000241 CLC ;CLEAR CARRY
3203 020560 106100 ROLB R0 ;SHIFT BIT IN R0
3204 020562 001360 BNE 648 ;IF R0=0 THEN DONE
3205 020564 012737 020600 001220 MOV #678,LOCK ;NEW SCOPI
3206 020572 012700 000001 MOV #1,R0 ;START WITH BIT 0
3207 020576 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
3208 020600 010061 000004 678: MOV R0,4(R1) ;PUT PATTERN INTO PORT4
3209 020604 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3210 020606 122107 12210017 ;MOV DATA TO IBUS REGISTER 7
3211 020610 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3212 020612 021165 210051<7*20> ;READ FROM IBUS REGISTER 7
3213 020614 010005 MOV R0,R5 ;PUT EXPECTED IN R5
3214 020616 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
3215 020622 120504 CMPB R5,R4 ;DATA CORRECT?
3216 020624 001401 BEQ 688 ;BR IF YES
3217 020626 104005 HLT 5 ;ERROR
3218 020630 104401 688: SCOP1 ;SW09=1?
3219 020632 005100 COM R0 ;CHANGE TO FLOATING 1
3220 020634 000241 CLC ;CLEAR CARRY
3221 020636 106100 ROLB R0 ;SHIFT BIT IN R0
3222 020640 001356 BNE 698 ;IF R0=0 THEN DONE
3223 020642 104400 SCOPE ;SCOPE THIS TEST
3224
3225 ;***** TEST 50 *****
3226 ;*MICRO PPROCESSOR IBUS DUAL ADDRESS TEST
3227 ;*WRITE ALL IBUS REGISTERS WITH INCREMENTING PATTERN
3228 ;*READ ALL IBUS REGISTERS TO VERIFY CORRECT ADDRESSING
3229 ;!*****
3230
3231 ; TEST 50
3232 ;-----
3233 020644 012737 000050 001226 TST50: MOV #50,TSTNO
```

```
3233 020657 012737 021072 001216 MOV #TST51,NEXT
3234 020660 012737 020676 001220 MOV #18,LOCK
3235 ;R1 CONTAINS BASE DMC11 ADDRESS
3236 020666 104412 MSTCLR ;MASTER CLEAR DMC11
3237 020670 012700 000001 MOV #1,R0 ;START WITH A ONE
3238 020674 005002 CLR R2 ;R2 CONTAINS ADDRESS OF REGISTER
3239 020676 010203 18: MOV R2,R3 ;R3=REGISTER ADDRESS
3240 020700 010061 000004 MOV R0,4(R1) ;WRITE DATA TO PORT4
3241 020704 042737 000017 020720 BIC #17,58 ;CLEAR ADDRESS FIELD OF INSTRUCTION
3242 020712 050337 020720 BIS R3,58 ;ADD ADDRESS TO INSTRUCTION
3243 020716 104414 58: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3244 020720 122100 ;MOVE DATA TO IBUS REGISTER
3245 020722 006303 ASL R3 ;SHIFT ADDRESS
3246 020724 006303 ASL R3 ;4 TIMES TO GET
3247 020726 006303 ASL R3 ;IT TO BITS 4-7
3248 020730 006303 ASL R3 ;OF NEXT INSTRUCTION
3249 020732 042737 000360 020746 RIC #360,68 ;CLEAR ADDRESS FIELD
3250 020740 050337 020746 BIS R3,68 ;ADD ADDRESS TO INSTRUCTION
3251 020744 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3252 020746 021005 68: 21005 ;READ FROM IBUS REGISTER
3253 020750 010005 MOV R0,R5 ;PUT "EXPECTED" IN R5
3254 020752 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
3255 020756 120504 CMPB R5,R4 ;IS DATA CORRECT?
3256 020760 001401 BEQ 28 ;BR IF YES
3257 020762 104005 HLT 5 ;DATA ERROR
3258 020764 104401 28: SCOP1 ;SW09=1?
3259 020766 005200 INC R0 ;INCREMENT PATTERN
3260 020770 005202 INC R2 ;INCREMENT REGISTER ADDRESS
3261 020772 022702 000010 CMP #7+1,R2 ;LAST ADDRESS DONE?
3262 020776 001337 BNE 18 ;BR IF NO
3263 021000 012737 021016 001220 MOV #38,LOCK ;NEW SCOP1
3264 021006 012700 000001 MOV #1,R0 ;RESTART PATTERN TO 1
3265 021012 005002 CLR R2 ;RESTART AT ADDRESS 0
3266 021014 005003 CLR R3 ;RESTART AT ADDRESS 0
3267 021016 042737 000360 021032 BIC #360,78 ;CLEAR ADDRESS FIELD OF INSTRUCTION
3268 021024 050337 021032 BIS R3,78 ;ADD ADDRESS TO INSTRUCTION
3269 021030 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3270 021032 021005 78: 21005 ;READ FROM IBUS REGISTER
3271 021034 010005 MOV R0,R5 ;PUT "EXPECTED" IN R5
3272 021036 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R5
3273 021042 120504 CMPB R5,R4 ;DATA CORRECT?
3274 021044 001401 BEQ 48 ;BR IF YES
3275 021046 104005 HLT 5 ;DUAL ADDRESSING ERROR
3276 021050 104401 48: SCOP1 ;SW09=1?
3277 021052 005200 INC R0 ;INCREMENT PATTERN
3278 021054 005202 INC R2 ;NEXT ADDRESS
3279 021056 062703 000020 ADD #20,R3 ;ADD 1 TO ADDRESS IN R3(SHIFTED 4 TIMES)
3280 021062 022702 000010 CMP #7+1,R2 ;LAST ADDRESS DONE?
3281 021066 001353 BNE 38 ;BR IF NO
3282 021070 104400 SCOPE ;SCOPE THIS TEST
3283
3284
3285 ;***** TEST 51 *****
3286 ;*MICRO PROCESSOR BR REGISTER TEST
3287 ;*FLOAT A 1 THROUGH THE BR
3288 ;*FLOAT A 0 THROUGH THE BR
```

```
3289 ;*****
3290 ;
3291 ; TEST 51
3292 ;-----
3293 021072 012737 000051 001226 TST51: MOV #51,TSTNO
3294 021100 012737 021242 001216 MOV #TST52,NEXT
3295 021106 012737 021122 001220 MOV #648,LOCK
3296 ;R1 CONTAINS BASE DMC11 ADDRESS
3297 021114 104412 MSTCLR ;MASTER CLEAR DMC11
3298 021116 012700 000001 MOV #1,R0 ;START PATTERN WITH BIT0
3299 021122 648: MOV R0,4(R1) ;WRITE PATTERN IN PORT4
3300 021122 010061 000004 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3301 021126 104414 120500 ;MOVE DATA TO THE BR REGISTER
3302 021130 120500 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3303 021132 104414 061225 ;MOVE BR TO PORT 5
3304 021134 061225 MOV R0,R5 ;PUT "EXPECTED" IN R5
3305 021136 010005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
3306 021140 116104 000005 CMPB R5,R4 ;DATA CORRECT?
3307 021144 120504 BEQ 658 ;BR IF YES
3308 021146 001401 HLT 6 ;DATA ERROR
3309 021150 104006 658: SCOP1 ;SW09=1?
3310 021152 104401 CLC ;CLEAR CARRY
3311 021154 000241 ROLB R0 ;SHIFT BIT IN R0
3312 021156 106100 BNE 648 ;DONE IF R0=0
3313 021160 001360 MOV #678,LOCK ;NEW SCOP1
3314 021162 012737 021176 001220 MOV #1,R0 ;START PATTERN WITH BIT0
3315 021170 012700 000001 COM R0 ;CHANGE TO FLOATING ZERO
3316 021174 005100 698:
3317 021176 678:
3318 021176 010061 000004 MOV R0,4(R1) ;WRITE PATTERN IN PORT4
3319 021202 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3320 021204 120500 120500 ;MOVE DATA TO THE BR REGISTER
3321 021206 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3322 021210 061225 061225 ;MOVE BR TO PORT 5
3323 021212 010005 MOV R0,R5 ;PUT "EXPECTED" IN R5
3324 021214 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
3325 021220 120504 CMPB R5,R4 ;DATA CORRECT?
3326 021222 001401 BEQ 688 ;BR IF YES
3327 021224 104006 HLT 6 ;DATA ERROR
3328 021226 104401 688: SCOP1 ;SW09=1?
3329 021230 005100 COM R0 ;CHANGE BACK TO A ONE
3330 021232 000241 CLC ;CLEAR CARRY
3331 021234 106100 ROLB R0 ;SHIFT BIT IN R0
3332 021236 001356 BNE 698 ;DONE IF R0=0
3333 021240 104400 SCOPE ;SCOPE THIS TEST
3334
```

```
3335 ;***** TEST 52 *****
3336 ;*SCRATCH PAD TEST
3337 ;*FLOAT A 1 THROUGH EACH SCRATCH PAD LOCATION
3338 ;*FLOAT A 0 THROUGH EACH SCRATCH PAD LOCATION
3339 ;*****
3340
3341
3342
3343 ; TEST 52
3344 ;-----
```

3345 021250 012737 021510 001216 MOV #TST53,NEXT  
3346 021256 012737 021274 001220 MOV #648,LOCK  
3347  
3348 021264 104412 \*STCLR ;MASTER CLEAR DMC11  
3349 021266 005002 CLR R2 ;START AT ADDRESS ZERO  
3350 021270 012700 000001 MOV #1,R0 ;START WITH R10  
3351 021274 042737 000017 021314 648: BIC #17,658 ;CLEAR ADDRESS FIELD OF INSTRUCTION  
3352 021302 050237 021314 B18 R2,658 ;ADD ADDRESS TO INSTRUCTION  
3353 021306 010061 000004 MOV R0,4(R1) ;WRITE PATTERN TO PORT4  
3354 021312 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3355 021314 123100 123100 ;WRITE SCRATCH PAD(ADDRESS IN R2)  
3356 021316 042737 000017 021332 658: BIC #17,668 ;CLEAR ADDRESS FIELD OF INSTRUCTION  
3357 021324 050237 021332 B18 R2,668 ;ADD ADDRESS TO INSTRUCTION  
3358 021330 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3359 021332 040600 040600 ;MOV SP TO RR  
3360 021334 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3361 021336 061225 061225 ;MOVE BR TO PORT5  
3362 021340 010005 MOV R0,R5 ;PUT "EXPECTED" IN R5  
3363 021342 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4  
3364 021346 120504 CMPB R5,R4 ;DATA CORRECT  
3365 021350 001401 BFQ 678 ;BR IF YES  
3366 021352 104007 HLT 7 ;DATA ERROR  
3367 021354 104401 678: SCOP1 ;SW09=1?  
3368 021356 000241 CLC ;CLEAR CARRY  
3369 021360 106100 ROLB R0 ;SHIFT BIT IN R0  
3370 021362 001344 PNE 648 ;DONE IF R0=0  
3371 021364 012737 021400 001220 MOV #698,LOCK ;NEW SCOP1  
3372 021372 012700 000001 MOV #1,R0 ;START WITH BIT0  
3373 021376 005100 738: COM R0 ;CHANGE TO FLOATING ZERO  
3374 021400 042737 000017 021420 698: BIC #17,708 ;CLEAR ADDRESS FIELD OF INSTRUCTION  
3375 021406 050237 021420 B18 R2,708 ;ADD ADDRESS TO INSTRUCTION  
3376 021412 010061 000004 MOV R0,4(R1) ;WRITE PATTERN TO PORT4  
3377 021416 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3378 021420 123100 123100 ;WRITE SCRATCH PAD(ADDRESS IN R2)  
3379 021422 042737 000017 021436 708: BIC #17,718 ;CLEAR ADDRESS FIELD OF INSTRUCTION  
3380 021430 050237 021436 B18 R2,718 ;ADD ADDRESS TO INSTRUCTION  
3381 021434 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3382 021436 040600 040600 ;MOV SP TO RR  
3383 021440 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3384 021442 061225 061225 ;MOVE BR TO PORT5  
3385 021444 010005 MOV R0,R5 ;PUT "EXPECTED" IN R5  
3386 021446 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4  
3387 021452 120504 CMPB R5,R4 ;DATA CORRECT  
3388 021454 001401 BEQ 728 ;BR IF YES  
3389 021456 104007 HLT 7 ;DATA ERROR  
3390 021460 104401 728: SCOP1 ;SW09=1?  
3391 021462 005100 COM R0 ;CHANGE BACK TO A ONE  
3392 021464 000241 CLC ;CLEAR CARRY  
3393 021466 106100 ROLB R0 ;SHIFT BIT IN R0  
3394 021470 001342 BNE 738 ;DONE IF R0=0  
3395 021472 012700 000001 MOV #1,R0 ;RESTART AT BIT 0  
3396 021476 005202 INC R2 ;NEXT SP ADDRESS  
3397 021500 022702 000020 CMP #20,R2 ;LAST ADDRESS?  
3398 021504 001273 BNE 648 ;BR IF NO  
3399 021506 104400 SCOPE ;SCOPE THIS TEST  
3400

3401  
3402  
3403 ;\*\*\*\*\* TEST 53 \*\*\*\*\*  
3404 ;\*SCRATCH PAD DUAL ADDRESSING TEST  
3405 ;\*WRITE AN INCREMENTING PATTERN IN ALL SP LOCATIONS  
3406 ;\*READ ALL SP LOCATIONS TO VERIFY CORRECT ADDRESSING  
3407 ;\*\*\*\*\*  
3408  
3409 ; TEST 53  
3410 021510 012737 000053 001226 TST53: MOV #53,TSTNO  
3411 021516 012737 021732 001216 MOV #TST54,NEXT  
3412 021524 012737 021542 001220 MOV #18,LOCK  
3413  
3414 021532 104412 \*STCLR ;R1 CONTAINS BASE DMC11 ADDRESS  
3415 021534 012700 000001 CLR R3 ;MASTER CLEAR DMC11  
3416 021540 005003 MOV #1,R0 ;START WITH A 1  
3417 021542 010302 18: CLR R3 ;ADDRESS 0  
3418 021544 042737 000017 021564 MOV R3,R2 ;MOVE ADDRESS TO R2  
3419 021552 050237 021564 BIC #17,28 ;CLEAR ADDRESS FIELD  
3420 021556 010061 000004 B18 R2,28 ;ADD ADDRESS TO INSTRUCTION  
3421 021562 104414 MOV R0,4(R1) ;WRITE PATTERN TO PORT4  
3422 021564 123100 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3423 021566 042737 000017 021602 28: BIC #17,38 ;WRITE SP(ADDRESS IN R2)  
3424 021574 050237 021602 B18 R2,38 ;CLEAR ADDRESS FIELD OF INSTRUCTION  
3425 021600 104414 ;ADD ADDRESS TO INSTRUCTION  
3426 021602 060600 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3427 021604 104414 ROMCLK ;MOV SP TO RR  
3428 021606 061225 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3429 021610 010005 61225 ;MOVE BR TO PORT5  
3430 021612 116104 000005 MOV R0,R5 ;PUT "EXPECTED" IN R5  
3431 021616 120504 MOVB 5(R1),R4 ;PUT "FOUND" IN R4  
3432 021620 001401 CMPB R5,R4 ;DATA CORRECT?  
3433 021622 104007 BFQ 48 ;BR IF YES  
3434 021624 104401 48: HLT 7 ;DATA ERROR  
3435 021626 005200 INC R0 ;SW09=0  
3436 021630 005203 INC R3 ;INCREMENT PATTERN  
3437 021632 022703 000020 CMP #20,R3 ;NEXT ADDRESS  
3438 021636 001141 BNE 18 ;LAST ADDRESS DONE?  
3439 021640 012737 021654 001220 MOV #58,LOCK ;BR IF NO  
3440 021644 012700 000001 MOV #1,R0 ;NEW SCOP1  
3441 021652 005003 CLR R3 ;RESTART PATTERN AT 1  
3442 021654 010302 58: MOV R3,R2 ;RESTART AT ADDRESS ZERO  
3443 021656 042737 000017 021672 BIC #17,68 ;PUT ADDRESS IN R2  
3444 021664 050237 021672 B18 R2,68 ;CLEAR ADDRESS FIELD OF INSTRUCTION  
3445 021670 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION  
3446 021672 060600 68: ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3447 ;MOV SP TO RR  
3448 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
3449 61225 ;MOV BR TO PORT5  
3450 MOV R0,R5 ;PUT "EXPECTED" IN R5  
3451 MOVB 5(R1),R4 ;PUT "FOUND" IN R4  
3452 CMPB R5,R4 ;DATA CORRECT?  
3453 BEQ 78 ;BR IF YES  
3454 HLT 7 ;SP ADDRESSING ERROR  
3455 78: SCOP1 ;SW09=1?  
3456 INC R0 ;INCREMENT PATTERN  
3457 INC R3 ;NEXT ADDRESS

```
3457 021722 022703 000020      CMP    #20,R3 ;LAST ADDRESS DONE?
3458 021726 001352      BNE    58      ;BR IF NO
3459 021730 104400      SCOPE                                ;SCOPE THIS TEST
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469 021732 012737 000054 001226      TST54: MOV    #54,TSTNO
3470 021740 012737 022026 001216      MOV    #TST55,NEXT
3471
3472 021746 000005      RESET                                ;R1 CONTAINS BASE DMC11 ADDRESS
3473 021750 005011      CLR    (R1)                          ;BUS RESET
3474 021752 004537 034600      JSR    R5,SETVEC                     ;CLEAR RUN
3475 021756 022020      38                                     ;SET UP VECTORS
3476 021760 022016      28                                     ;XX0
3477 021762 340 340      ,BYTE 340,340                        ;XX4
3478 021764 012737 000340 177776      18:  MOV    #340,PS                       ;LEVEL 7
3479 021772 012761 000200 000004      MOV    #200,4(R1)                    ;PS = LEVEL 7
3480 022000 104414      ROMCLK                                ;WRITE PORT4
3481 022002 121111      121111                               ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3482 022004 005037 177776      CLR    PS                             ;SET BR R0 IN IBUS* REG 11
3483 022010 000240      NOP                                    ;ALLOW INTERRUPT
3484 022012 104010      HLT    10                             ;NO INTERRUPT
3485 022014 000403      BR     48
3486 022016 104011      HLT    11                             ;WRONG VECTOR
3487 022020 012706 001200      38:  MOV    #STACK,SP                    ;RESET STACK
3488 022024 104400      48:  SCOPE                                ;SCOPE THIS TEST
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498 022026 012737 000055 001226      TST55: MOV    #55,TSTNO
3499 022034 012737 022120 001216      MOV    #TST56,NEXT
3500
3501 022042 104412      MSTCLR                                ;R1 CONTAINS BASE DMC11 ADDRESS
3502 022044 004537 034600      JSR    R5,SETVEC                     ;MASTER CLEAR DMC11
3503 022050 022110      28                                     ;SET UP VECTORS
3504 022052 022112      38                                     ;XX0
3505 022054 340 340      ,BYTE 340,340                        ;XX4
3506 022056 012737 000340 177776      18:  MOV    #340,PS                       ;LEVEL 7
3507 022064 012761 000300 000004      MOV    #300,4(R1)                    ;PS = LEVEL 7
3508 022072 104414      ROMCLK                                ;WRITE PORT4
3509 022074 121111      121111                               ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3510 022076 005037 177776      CLR    PS                             ;SET BR R0 IN IBUS* REG 11
3511 022102 000240      NOP                                    ;ALLOW INTERRUPT
3512 022104 104010      HLT    10                             ;NO INTERRUPT
```

```
3513 022106 000403      BR     48
3514 022110 104011      HLT    11                             ;WRONG VECTOR
3515 022112 012706 001200      38:  MOV    #STACK,SP                    ;RESET STACK
3516 022116 104400      48:  SCOPE                                ;SCOPE THIS TEST
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527 022120 012737 000056 001226      TST56: MOV    #56,TSTNO
3528 022126 012737 022240 001216      MOV    #TST57,NEXT
3529
3530 022134 104412      MSTCLR                                ;R1 CONTAINS BASE DMC11 ADDRESS
3531 022136 012702 000340      MOV    #340,R2                       ;MASTER CLEAR DMC11
3532 022142 010237 177776      MOV    R2,PS                          ;PUT LEVEL 7 IN R2
3533 022146 013700 001366      MOV    STAT1,R0                       ;SET PRIORITY TO 7
3534 022152 006200      ASR    R0                              ;GET BR LEVEL OF DMC11
3535 022154 006200      ASR    R0                              ;SHIFT R0 4 TIMES
3536 022156 006200      ASR    R0                              ;TO GET PROPER LEVEL
3537 022160 006200      ASR    R0
3538 022162 042700 177437      BIC    #177437,R0                     ;CLEAR UNWANTED BITS
3539 022166 004537 034600      JSR    R5,SETVEC                     ;SET UP VECTORS
3540 022172 022234      28                                     ;A VECTOR
3541 022174 022234      28                                     ;B VECTOR
3542 022176 340 340      ,BYTE 340,340                        ;PRIORITY 7
3543 022200 012761 000200 000004      48:  MOV    #200,4(R1)                    ;LOAD PORT4
3544 022206 104414      ROMCLK                                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3545 022210 121111      121111                               ;SET BR REQUEST
3546 022212 010237 177776      58:  MOV    R2,PS                          ;PUT LEVEL IN R2 IN PS
3547 022216 000240      NOP
3548 022220 020002      CMP    R0,R2                          ;IS PRESENT PS LEVEL = TO DMC LEVEL
3549 022222 001403      BEQ    18                             ;BR IF YES
3550 022224 162702 000040      SUB    #40,R2                          ;NO GET NEXT LOWER LEVEL IN R2
3551 022230 000770      BR     58                             ;AND CONTINUE WITH TEST
3552 022232 104400      18:  SCOPE                                ;SCOPE THIS TEST
3553 022234 104020      28:  HLT    20                             ;ERROR UNEXPECTED INTERRUPT
3554 022236 000002      RTI
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565 022240 012737 000057 001226      TST57: MOV    #57,TSTNO
3566 022246 012737 022404 001216      MOV    #TST60,NEXT
3567
3568 022254 104412      MSTCLR                                ;R1 CONTAINS BASE DMC11 ADDRESS
3569 022256 004537 034600      JSR    R5,SETVEC                     ;MASTER CLEAR DMC11
3570 022262 022110      28                                     ;SET UP VECTORS
3571 022264 022112      38                                     ;XX0
3572 022266 340 340      ,BYTE 340,340                        ;XX4
3573 022268 012737 000340 177776      18:  MOV    #340,PS                       ;LEVEL 7
3574 022276 012761 000300 000004      MOV    #300,4(R1)                    ;PS = LEVEL 7
3575 022284 104414      ROMCLK                                ;WRITE PORT4
3576 022286 121111      121111                               ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3577 022288 005037 177776      CLR    PS                             ;SET BR R0 IN IBUS* REG 11
3578 022290 000240      NOP                                    ;ALLOW INTERRUPT
3579 022292 104010      HLT    10                             ;NO INTERRUPT
```

```

3569 022256 012702 000340      MOV      #340,R2      ;PUT LEVEL 7 IN R2
3570 022262 010237 177776      MOV      R2,R5      ;SET PRIORITY TO 7
3571 022266 013700 001366      MOV      STAT1,R0    ;GET HP LEVEL OF DMC11
3572 022272 006200      ASR      R0          ;SHIFT PC 4 TIMES
3573 022274 006200      ASR      R0          ;TO GET PROPER LEVEL
3574 022276 006200      ASR      R0
3575 022300 006200      ASR      R0
3576 022302 042700 177437      BIC      #177437,R0  ;CLEAR UNWANTED BITS
3577 022306 010002      MOV      R0,R2      ;PUT DMC LEVEL IN R2
3578 022310 162702 000040      SUB      #40,R2     ;GET NEXT LOWER LEVEL IN R2
3579 022314 004537 034600      JSR      R5,SETVEC  ;SET UP VECTORS
3580 022320 022366      2#      ;A VECTOR
3581 022322 022374      3#      ;B VECTOR
3582 022324      34#     ;C VECTOR
3583 022326 012761 000200 000004 48:  MOV      #200,4(R1)  ;LOAD PORT4
3584 022334 104414      ROMCLK 121111      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3585 022336 121111      ;SET BR REQUEST
3586 022340 010237 177776 58:  MOV      R2,PS      ;PUT LEVEL 7 IN R2 IN PS
3587 022344 000240      NOP
3588 022346 104010      HLT      10        ;ERROR, NO INTERRUPT
3589 022350 022702 000140 68:  CMP      #140,R2   ;IS IT DOWN TO LEVEL 3 YET?
3590 022354 001403      BEQ      1#        ;YES,DMC DID NOT INTERRUPT, ERROR
3591 022356 162702 000040      SUB      #40,R2   ;PUT NEXT LOWER LEVEL IN R2
3592 022362 000761      BR       4#        ;CONTINUE TEST
3593 022364 104400      SCOPE   #68,(SP)  ;SCOPE THIS TEST
3594 022366 012716 022350 28:  MOV      #68,(SP)  ;SET UP FOR RTI
3595 022372 000002      RTI
3596 022374 104011      HLT      11        ;ERROR, WRONG VECTOR
3597 022376 012716 022350 38:  MOV      #68,(SP)  ;SET UP FOR RTI
3598 022402 000002      RTI
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608 022404 012737 000060 001226      TST60: MOV      #60,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
3609 022412 012737 022510 001216      MOV      #TST61,NEXT ;BUS PESET
3610
3611 022420 000005      RESET   ;CLFAP RUN
3612 022422 005011      CLR      (R1)      ;CLP PORT4
3613 022424 005061 000004      CLR      4(R1)     ;SET UP IBUS REG 0-7
3614 022430 004537 034622      JSR      R5,NPRSET ;IN DATA
3615 022434 000000      0        ;OUT DATA
3616 022436 177777      -1      ;IN BA
3617 022440 022506      3#      ;OUT BA
3618 022442 022504      2#      ;IN BA
3619 022444 005037 022504      CLR      2#        ;CLEAR 2#
3620 022450 012761 000021 000004      MOV      #21,4(R1) ;WRITE PORT4
3621 022456 104414      ROMCLK 121110      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3622 022460 121110      ;SET NPR BITS IN IBUS* REG 11
3623 022462 000240      NOP
3624 022464 012705 177777      MOV      #-1,R5    ;PUT "EXPECTED" IN R5

```

```

3625 022470 013704 022504      MOV      2# ,R4      ;PUT "FOUND" IN R4
3626 022474 020504      CMP      R5,R4      ;DATA CORRECT?
3627 022476 001401      BEQ      4#        ;BR IF YES
3628 022500 104012      HLT      12        ;ERROR NPR FAILED
3629 022502 104400      SCOPE   #61,(SP)  ;SCOPE THIS TEST
3630 022504 000000      2#      ;OUT BA
3631 022506 000000      3#      ;IN BA
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641 022510 012737 000061 001226      TST61: MOV      #61,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
3642 022516 012737 022624 001216      MOV      #TST62,NEXT ;MASTER CLEAR DMC11
3643
3644 022524 104412      MSTRCLR ;CLR PORT4
3645 022526 005061 000004      CLR      4(R1)     ;SET UP IBUS REG 0-7
3646 022532 004537 034622      JSR      R5,NPRSET ;IN DATA
3647 022536 000000      0        ;OUT DATA
3648 022540 177777      -1      ;IN BA
3649 022542 022622      3#      ;OUT BA
3650 022544 022620      2#      ;IN BA
3651 022546 012737 177777 022622      MOV      #-1,R3    ;PUT DATA IN R3
3652 022554 012761 000001 000004      MOV      #1,4(R1)  ;WRITE PORT4
3653 022562 104414      ROMCLK 121110      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3654 022564 121110      ;SET NPR BITS IN IBUS* REG 11
3655 022566 000240      NOP
3656 022570 012705 177777      MOV      #-1,R5    ;PUT "EXPECTED" IN R5
3657 022574 104414      ROMCLK 021004      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3658 022576 021004      ;MOVE IN DATA LOW BYTE TO PORT4
3659 022600 104414      ROMCLK 021025      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3660 022602 021025      ;MOVE IN DATA HIGH BYTE TO PORT5
3661 022604 016104 000004      MOV      4(R1),R4  ;PUT "FOUND" IN R4
3662 022610 020504      CMP      R5,R4      ;DATA CORRECT?
3663 022612 001401      BEQ      4#        ;BR IF YES
3664 022614 104012      HLT      12        ;ERROR NPR FAILED
3665 022616 104400      SCOPE   #61,(SP)  ;SCOPE THIS TEST
3666 022620 000000      2#      ;OUT BA
3667 022622 000000      3#      ;IN BA
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677 022624 012737 000062 001226      TST62: MOV      #62,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
3678 022632 012737 022726 001216      MOV      #TST63,NEXT ;MASTER CLEAR DMC11
3679
3680 022640 104412      MSTRCLR

```

```

3681 022642 005061 000004 CLR 4(R1) ;CLR PORT4
3682 022646 004537 034622 JSR R5,NPRSET ;SET UP IAUS RFG 0-7
3683 022652 000000 0 ;IN DATA
3684 022654 177777 -1 ;OUT DATA
3685 022656 022724 38 ;IN BA
3686 022660 022723 28*1 ;OUT BA
3687 022662 005037 022722 CLR 28 ;CLEAR 28
3688 022666 012761 000221 000004 MOV #221,4(R1) ;WRITE PORT4
3689 022674 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3690 022676 121110 121110 ;SET NPR BITS IN IBUS* REG 11
3691 022700 000240 NOP
3692 022702 012705 177400 MOV #177400,R5 ;PUT "EXPECTED" IN R5
3693 022706 013704 022722 MOV 28,R4 ;PUT "FOUND" IN R4
3694 022712 020504 CMP R5,R4 ;DATA CORRECT?
3695 022714 001401 BEQ 48 ;BR IF YES
3696 022716 104012 HLT 12 ;ERROR NPR FAILED
3697 022720 104400 48: SCOPE ;SCOPE THIS TEST
3698 022722 000000 28: 0 ;OUT BA
3699 022724 000000 38: 0 ;IN BA
3700
3701
3702 ;***** TEST 63 *****
3703 ;*TEST OF EA BITS 16 AND 17
3704 ;*DO A DATO TO AN ADDRESS USING OUT BA BITS 16 AND 17
3705 ;*VERIFY CORRECT RESULTS
3706 ;|*****
3707
3708 ; TEST 63
3709 ;-----
3710 022726 012737 000063 001226 TST63: MOV #63,TSTNO
3711 022734 012737 023064 001216 MOV #TST64,NEXT
3712
3713 022742 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3714 022744 013737 001412 022772 MOV DMP04,18 ;MASTER CLEAR DMC11
3715 022752 013737 001412 022770 MOV DMP04,28 ;USE SEL4 FOR ADDRESS
3716 022760 004537 034622 JSR R5,NPRSET ;USE SEL4 FOR ADDRESS
3717 022764 000000 0 ;LOAD BA AND DATA
3718 022766 125252 125252 ;IN DATA
3719 022770 000000 28: 0 ;OUT DATA
3720 022772 000000 18: 0 ;IN BA
3721 022774 012761 000014 000004 MOV #14,4(R1) ;OUT BA
3722 023002 104414 ROMCLK ;LOAD SEL 4 WITH OUT BA16 AND 17
3723 023004 121111 121111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3724 023006 012761 000021 000004 MOV #21,4(R1) ;SET OUTBA 16 AND 17
3725 023014 012761 121110 000006 MOV #121110,6(R1) ;LOAD SEL4
3726 023022 012711 003000 MOV #BIT9|BIT10,(R1) ;PUT INSTRUCTION IN SEL6
3727 023026 052711 000400 BIS #BIT8,(R1) ;SET CROMI AND CROMO11
3728 023032 000240 NOP ;CLOCK IT1
3729 023034 012705 121110 MOV #121110,R5 ;WAIT FOR NPR
3730 023040 104414 ROMCLK ;PUT "EXPECTED" IN R5
3731 023042 021044 021044 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3732 023044 104414 ROMCLK ;MOVE OUT DATA LB TO SEL4
3733 023046 021065 021065 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3734 023050 016104 000004 MOV 4(R1),R4 ;MOVE OUT DATA HB TO SEL5
3735 023054 020504 CMP R5,R4 ;PUT "FOUND" IN R4
3736 023056 001401 BEQ 38 ;CORRECT RESULTS ?
;BR IF YES

```

```

3737 023060 104012 HLT 12 ;ERROR BA 16 AND 17 FAILED
3738 023062 104400 38: SCOPE ;SCOPE THIS TEST
3739
3740
3741 ;***** TEST 64 *****
3742 ;*TEST OF EA BITS 16 AND 17
3743 ;*DO A DATI USING IN BA BITS 16 AND 17
3744 ;*VERIFY CORRECT RESULTS
3745 ;|*****
3746
3747 ; TEST 64
3748 ;-----
3749 023064 012737 000064 001226 TST64: MOV #64,TSTNO
3750 023072 012737 023210 001216 MOV #TST65,NEXT
3751
3752 023100 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3753 023102 013737 001412 023130 MOV DMP04,18 ;MASTER CLEAR DMC11
3754 023110 013737 001412 023126 MOV DMP04,28 ;USE SEL4 FOR ADDRESS
3755 023116 004537 034622 JSR R5,NPRSET ;USE SEL4 FOR ADDRESS
3756 023122 000000 0 ;LOAD BA AND DATA
3757 023124 125252 125252 ;IN DATA
3758 023126 000000 28: 0 ;OUT DATA
3759 023130 000000 18: 0 ;IN BA
3760 023132 012761 000015 000004 MOV #15,4(R1) ;OUT BA
3761 023140 012761 121110 900006 MOV #121110,6(R1) ;LOAD SEL4
3762 023146 012711 003000 MOV #BIT9|BIT10,(R1) ;PUT INSTRUCTION IN SEL6
3763 023152 052711 000400 BIS #BIT8,(R1) ;SET CROMI AND CROMO11
3764 023156 000240 NOP ;CLOCK IT1
3765 023160 012705 121110 MOV #121110,R5 ;WAIT FOR NPR
3766 023164 104414 ROMCLK ;PUT "EXPECTED" IN R5
3767 023166 021004 021004 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3768 023170 104414 ROMCLK ;MOVE IN DATA LB TO SEL4
3769 023172 021025 021025 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3770 023174 016104 000004 MOV 4(R1),R4 ;MOVE IN DATA HB TO SEL5
3771 023200 020504 CMP R5,R4 ;PUT "FOUND" IN R4
3772 023202 001401 BEQ 38 ;CORRECT RESULTS ?
3773 023204 104012 HLT 12 ;BR IF YES
3774 023206 104400 38: SCOPE ;ERROR BA 16 AND 17 FAILED
3775 ;SCOPE THIS TEST
3776
3777 ;***** TEST 65 *****
3778 ;*NPR NON-EXISTENT MEMORY TEST
3779 ;*DO A DATO TO A NON-EXISTENT ADDRESS
3780 ;*VERIFY THAT THE NON-EXISTENT BIT SET IN IBUS REG 11
3781 ;|*****
3782
3783 ; TEST 65
3784 ;-----
3785 023210 012737 000065 001226 TST65: MOV #65,TSTNO
3786 023216 012737 023320 001216 MOV #TST66,NEXT
3787
3788 023224 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3789 023226 004537 034622 JSR R5,NPRSET ;MASTER CLEAR DMC11
3790 023232 000000 0 ;LOAD IAUS REGISTERS 0-7
3791 023234 000000 0 ;IN DATA
3792 023236 000000 0 ;OUT DATA

```

```

3793 023240 177320 177320          ;OUT RA
3794 023242 112761 000014 000004      ;SET OUT RA BITS 16+17 IN PORT4
3795 023250 104414          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3796 023252 121111          ;SET OUTBA 16 AND 17
3797 023254 012761 000021 000004      ;SET NPR REQUEST BITS IN PORT4
3798 023262 104414          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3799 023264 121110          ;MOV IBUS* 4 TO IRUS* 10
3800 023266 000240          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3801 023270 104414          ;MOV IBUS*11 TO IBUS*5
3802 023272 121225          ;PUT "EXPECTED" IN R5
3803 023274 012705 000001          ;PUT "FOUND" IN R4
3804 023300 116104 000005          ;CLEAR UNWANTED BITS
3805 023304 042704 177776          ;DATA CORRECT?
3806 023310 020504          ;BR IF YES
3807 023312 001401          ;ERROR NON-EXISTENT MEM BIT FAILED TO SET
3808 023314 104012          ;SCOPE THIS TEST
3809 023316 104400          ;SCOPE
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819

```

```

;***** TEST 66 *****
;NPR NON-EXISTENT MEMORY TEST
;DO A DATA FROM A NON-EXISTENT ADDRESS
;VERIFY THAT THE NON-EXISTENT BIT SET IN IBUS REG 11
;*****

```

```

; TEST 66
;-----
TST66: MOV #66,TSTNO
MOV #TST67,NEXT

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
JSR R5,NPRSET ;MASTER CLEAR DMC11
0 ;LOAD IBUS REGISTERS 0-7
0 ;IN DATA
;OUT DATA
;IN BA
;OUT RA
CLR 4(R1)
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
121111 ;CLEAR NON-EXISTENT BIT
MOV #15,4(R1) ;SET NPR REQUEST BITS IN PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
121110 ;MOV IBUS* 4 TO IBUS* 10
NOP
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
121225 ;MOV IBUS*11 TO IBUS*5
MOV #1,R5 ;PUT "EXPECTED" IN R5
MOV# 5(R1),R4 ;PUT "FOUND" IN R4
BIC #177776,R4 ;CLEAR UNWANTED BITS
CMP R5,R4 ;DATA CORRECT?
BEQ 15 ;BR IF YES
HLT 12 ;ERROR NON-EXISTENT MEM BIT FAILED TO SET
;SCOPE THIS TEST
;SCOPE

```

```

;***** TEST 67 *****
;NPR TEST

```

```

;USING DATA, NPR A BINARY COUNT (0-377)
;FROM MICRO-PROCESSOR TO ALL AVAILABLE MEMORY
;*****
; TEST 67
;-----
TST67: MOV #67,TSTNO
MOV #3,ICOUNT
MOV #TST70,NEXT

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 58 ;MASTER CLEAR DMC11
CLR R0 ;START FLAG AT 0
MOV #CORMAX,R2 ;ADDRESS

;LOAD DATA
;LOAD BA
;IS BA ODD?
;BR IF NO
;IF ODD PUT DATA IN HI-BYTE
;LOAD NPR REGISTERS
;IN DATA
;OUT DATA
;IN BA
;OUT BA
CLR# (R2) ;CLEAR MEMORY LOCATION
MOV #221,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
121110 ;DO THE NPR
NOP
MOV R0,R5 ;PUT "EXPECTED" IN R5
MOV# (R2),R4 ;PUT "FOUND" IN R4
CMP# R5,R4 ;IS DATA CORRECT?
BEQ 38 ;BR IF YES
HLT 21 ;ERROR, DATA INCORRECT

;NEXT CHARACTER
;USE ONLY LOW BYTE
;HAS MAX MEMORY BEEN REACHED YET?
;BR IF NO
;DOME PATTERN?
;BR IF YES
;INC BA
;REACHED MEMORY LIMIT YET?
;RR IF NOT
;PESTART BA AT FIRST ADDRESS

INC R0
BIC #177400,R0
TST 58
BEQ 68
TST R0
BEQ 78
INC R2
CMP MEMLIM,R2
BNE 18
MOV #CORMAX,R2

;SET FLAG TO END TEST AT END OF DATA PATTERN
;CONTINUE
;SCOPE THIS TEST
;THIS LOCATION IS A FLAG, IT STARTS AT 0,
;AND IS SET TO -1 WHEN LAST MEMORY ADDRESS
;IS USED, TEST IS THEN ENDED WHEN PATTERN IS FIN

```

```

;***** TEST 70 *****
;MAIN MEMORY TEST

```

```
3905 ;*FLOAT A 1 THROUGH ALL MAIN MEMORY LOCATIONS
3906 ;|*****
3907
3908 ; TEST 70
3909 ;-----
3910 023624 012737 000070 001226 TST70: MOV #70,TSTNO
3911 023632 012737 023752 001216 MOV #TST71,NEXT
3912 023640 012737 023656 001220 MOV #656,LOCK
3913
3914 023646 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3915 023650 005002 CLR R2 ;MASTER CLEAR DMC11
3916 023652 012700 000001 18: MOV #1,R0 ;START WITH ADDRESS 0
3917 023656 042737 000377 023672 658: BIC #377,668 ;CLEAR ADDRESS FIELD OF INSTRUCTION
3918 023664 050237 023672 ROMCLK ;ADD ADDRESS TO INSTRUCTION
3919 023670 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3920 023672 010000 MOV R0,R4 ;LOAD MAR WITH ADDRESS IN R2
3921 023674 010061 000004 668: MOV R0,4(R1) ;WRITE PATTERN IN PORT4
3922 023700 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3923 023702 122500 122500 ;MOVE PORT4 TO MEMORY
3924 023704 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3925 023706 040620 040620 ;MOVE MEMORY TO BR
3926 023710 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3927 023712 061225 61225 ;MOVE BR TO PORTS
3928 023714 010005 MOV R0,R5 ;PUT "EXPECTED" IN R5
3929 023716 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
3930 023722 120504 CMPB R5,R4 ;DATA CORRECT?
3931 023724 001401 BEQ 678 ;BR IF YES
3932 023726 104013 HLT 13 ;DATA ERROR
3933 023730 104401 678: SCOP1 ;$W09=1?
3934 023732 000241 CLC ;CLEAR CARRY
3935 023734 106100 ROLB R0 ;SHIFT BIT IN R0
3936 023736 001347 BNE 658 ;DONE IF R0=0
3937 023740 005202 INC R2 ;NEXT ADDRESS
3938 023742 022702 000400 CMP #400,R2 ;LAST ADDRESS
3939 023746 001341 BNE 18 ;BR IF NO
3940 023750 104400 SCOPE ;SCOPE THIS TEST
3941
3942
3943 ;***** TEST 71 *****
3944 ;*MAIN MEMORY TEST
3945 ;*FLOAT A 0 THROUGH ALL MAIN MEMORY LOCATIONS
3946 ;|*****
3947
3948 ; TEST 71
3949 ;-----
3950 023752 012737 000071 001226 TST71: MOV #71,TSTNO
3951 023760 012737 024104 001216 MOV #TST72,NEXT
3952 023766 012737 024006 001220 MOV #656,LOCK
3953
3954 023774 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3955 023776 005002 CLR R2 ;MASTER CLEAR DMC11
3956 024000 012700 000001 18: MOV #1,R0 ;START WITH ADDRESS 0
3957 024004 005100 648: COM R0 ;START WITH BIT 0
3958 024006 042737 000377 024022 658: BIC #377,668 ;CLEAR ADDRESS FIELD OF INSTRUCTION
3959 024014 050237 024022 ROMCLK ;ADD ADDRESS TO INSTRUCTION
3960 024020 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
```

```
3961 024022 010000 668: 010000 ;LOAD MAR WITH ADDRESS IN R2
3962 024024 010061 010061 MOV R0,4(R1) ;WRITE PATTERN IN PORT4
3963 024030 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3964 024032 122500 122500 ;MOVE PORT4 TO MEMORY
3965 024034 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3966 024036 040620 040620 ;MOVE MEMORY TO BR
3967 024040 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3968 024042 061225 61225 ;MOVE BR TO PORTS
3969 024044 010005 MOV R0,R5 ;PUT "EXPECTED" IN R5
3970 024046 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
3971 024052 120504 CMPB R5,R4 ;DATA CORRECT?
3972 024054 001401 BEQ 678 ;BR IF YES
3973 024056 104013 HLT 13 ;DATA ERROR
3974 024060 104401 678: SCOP1 ;$W09=1?
3975 024062 005100 COM R0 ;CHANGE TO FLOATING 1
3976 024064 000241 CLC ;CLEAR CARRY
3977 024066 106100 ROLB R0 ;SHIFT BIT IN R0
3978 024070 001345 BNE 648 ;DONE IF R0=0
3979 024072 005202 INC R2 ;NEXT ADDRESS
3980 024074 022702 000400 CMP #400,R2 ;LAST ADDRESS
3981 024100 001337 BNE 18 ;BR IF NO
3982 024102 104400 SCOPE ;SCOPE THIS TEST
3983
3984
3985 ;***** TEST 72 *****
3986 ;*MAIN MEMORY DUAL ADDRESSING TEST
3987 ;*LOAD EACH MEMORY LOCATION WITH ITS OWN ADDRESS
3988 ;*READ BACK EACH LOCATION TO VERIFY CORRECT ADDRESSING
3989 ;|*****
3990
3991 ; TEST 72
3992 ;-----
3993 024104 012737 000072 001226 TST72: MOV #72,TSTNO
3994 024112 012737 024304 001216 MOV #TST73,NEXT
3995 024120 012737 024132 001220 MOV #18,LOCK
3996
3997 024126 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3998 024130 005002 CLR R2 ;MASTER CLEAR DMC11
3999 024132 042737 000377 024146 18: BIC #377,28 ;START AT ADDRESS 0
4000 024140 050237 024146 28: BIS R2,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4001 024144 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4002 024146 010000 28: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4003 024150 010261 000004 MOV R2,4(R1) ;LOAD MAR
4004 024154 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4005 024156 122500 122500 ;MOVE PORT4 TO MEMORY
4006 024160 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
```

```
4007 024162 040620 040620 ;MOVE MEMORY TO THE BR
4008 024164 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4009 024166 061225 61225 ;MOVE BR TO PORTS
4010 024170 010205 MOV R2,R5 ;PUT "EXPECTED" IN R5
4011 024172 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
4012 024176 120504 CMPB R5,R4 ;DATA CORRECT?
4013 024200 001401 BEQ 38 ;BR IF YES
4014 024202 104013 HLT 13 ;DATA ERROR
4015 024204 104401 38: SCOP1 ;$W09=1?
4016 024206 005202 INC R2 ;NEXT ADDRESS
```

```

4017 024210 022702 000400          CMP      #400,R2          ;LAST ADDRESS
4018 024214 001346          RNF      15              ;BR IF NO
4019 024216 012737 024226 001220    MOV      #48,LOCK       ;NEW SCOPE 1
4020 024224 005002          CLR      R2              ;RESTART AT ADDRESS 0
4021 024226 022737 000377 024242    45:     RTC      #377,56  ;CLEAR ADDRESS FIELD OF INSTRUCTION
4022 024234 050237 024242          RTS              ;ADD ADDRESS TO INSTRUCTION
4023 024240 104414          ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4024 024242 010000          010000          ;LOAD THE MAR
4025 024244 104414          ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4026 024246 040620          040620          ;MOVE MEMORY TO THE BR
4027 024250 104414          ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4028 024252 061225          61225          ;MOV BR TO PORTS
4029 024254 010205          MOV      R2,R5          ;PUT "EXPECTED" IN R5
4030 024256 116104 000005          MOV      5(P1),R4       ;PUT "FOUND" IN R4
4031 024262 120504          CMPB     R5,R4          ;DATA CORRECT?
4032 024264 001401          BEQ      68              ;BR IF YES
4033 024266 104013          HLT      13              ;ADDRESSING ERROR
4034 024270 104401          SCOPI    ;SW09=1?
4035 024272 005202          INC      R2              ;NEXT ADDRESS
4036 024274 022702 000400          CMP      #400,R2       ;IS IT THE LAST
4037 024300 001352          BNE      48              ;BR IF NO
4038 024302 104400          SCOPE    ;SCOPE THIS TEST
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049 024304 012737 000073 001226    TST73:  MOV      #73,TSTNO
4050 024312 012737 024440 001216    MOV      #TST74,NEXT
4051
4052 024320 104412          MSTCLR   ;R1 CONTAINS BASE DMC11 ADDRESS
4053 024322 005002          CLR      R2              ;MASTER CLEAR DMC11
4054 024324 104414          ROMCLK   ;START WITH A ZERO
4055 024326 010000          010000          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4056 024330 032737 100000 001366    BIT      #BIT15,STAT1   ;LOAD MAR
4057 024336 001402          BEQ      ,+6             ;DMC?
4058 024340 104414          ROMCLK   ;BR IF YES
4059 024342 040000          4000          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4060 024344 010261 000004          MOV      R2,4(R1)       ;MAR HI = 0 (KMC ONLY)
4061 024350 104414          ROMCLK   ;WRITE DATA TO PORT4
4062 024352 136500          136500          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4063 024354 005202          INC      R2              ;LOAD MEM AUTO-INC MAP
4064 024356 022702 000400          CMP      #400,R2       ;INCREMENT DATA
4065 024362 001370          BNE      18              ;DONE YET?
4066 024364 005002          CLR      R2              ;BR IF NO
4067 024366 104414          ROMCLK   ;RESTART WITH A ZERO
4068 024370 010000          010000          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4069 024372 032737 100000 001366    BIT      #BIT15,STAT1   ;LOAD MAR
4070 024400 001402          BEQ      ,+6             ;DMC?
4071 024402 104414          ROMCLK   ;BR IF YES
4072 024404 004000          4000          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;MAR HI = 0 (KMC ONLY)

```

```

4073 024406          28:     ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4074 024406 104414          055224          ;MOVE MEM TO PORT4
4075 024410 055224          MOV      R2,R5          ;PUT "EXPECTED" IN R5
4076 024412 010205          MOV      4(R1),R4       ;PUT "FOUND" IN R4
4077 024414 016104 000004          CMPB     R5,R4          ;DATA CORRECT?
4078 024420 120504          BEQ      38              ;BR IF YES
4079 024422 001401          HLT      14              ;MAR ERROR
4080 024424 104014          INC      R2              ;NEXT ADDRESS
4081 024426 005202          38:     R2              ;NEXT ADDRESS
4082 024430 022702 000400          CMP      #400,R2       ;DONE YET?
4083 024434 001364          BNE      28              ;BR IF NO
4084 024436 104400          SCOPE    ;SCOPE THIS TEST
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094 024440 012737 000074 001226    TST74:  MOV      #74,TSTNO
4095 024446 012737 024552 001216    MOV      #TST75,NEXT
4096 024454 012737 024500 001220    MOV      #18,LOCK
4097
4098 024462 104412          MSTCLR   ;R1 CONTAINS BASE DMC11 ADDRESS
4099 024464 004737 034664          JSR      PC,MEMLD       ;MASTER CLEAR DMC11
4100 024470 024542          TDATA    ;LOAD MAINMEM DATA
4101 024477 004737 034720          JSR      PC,SPLD        ;POINTER TO DATA
4102 024476 024542          TDATA    ;LOAD SP DATA
4103 024500          18:     TDATA    ;POINTER TO DATA
4104 024500 104414          ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4105 024502 010000          010000          ;MAR=0
4106 024504 104414          ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4107 024506 054400          054400<0*20>        ;ADD 377 AND 377, TO SET C BIT
4108 024510 104414          ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4109 024512 040421          040401<1*20>        ;ADD 0 AND 0 AND THE C BIT
4110 024514 104414          ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4111 024516 061224          61224          ;PUT RESULTS IN PORT4
4112 024520 012705 000001          MOV      #1,R5          ;PUT "EXPECTED" IN R5
4113 024524 016104 000004          MOV      4(R1),R4       ;PUT "FOUND" IN R4
4114 024530 120504          CMPB     R5,R4          ;DATA CORRECT?
4115 024532 001401          BEQ      28              ;BR IF YES
4116 024534 104015          HLT      15              ;ERROR C BIT NOT SET
4117 024536 104401          SCOPI    ;SW09=1?
4118 024540 104400          SCOPE    ;SCOPE THIS TEST
4119 024542          TDATA:  .BYTE   -1,0,0,0,0,0,0
4120 024544          000     000     000
4121 024550          000     000
4122
4123
4124
4125
4126
4127
4128
;***** TEST 75 *****
;ALU TEST
;TEST OF ALU FUNCTION SEL R WITH C BIT CLEARED
;ALU FUNCTION (B) CODE=11

```

```
4129 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4130 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4131 ;!*****
4132 ;
4133 ; TEST 75
4134 ;-----
4135 TST75: MOV #75,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
4136 MOV #TST76,NEXT ;MASTER CLEAR DMC11
4137 MOV #16,LOCK ;MEM + SP ADDRESS
4138 ;
4139 HSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4140 CLR R0 ;MASTER CLEAR DMC11
4141 MOV #58,R2 ;MEM + SP ADDRESS
4142 JSR PC,MEMLD ;POINTER TO CORRECT DATA
4143 MENDAT ;LOAD 8 WORDS OF MAIN MEMORY
4144 JSR PC,SPLD ;POINTER TO DATA
4145 SPDAT ;LOAD 8 WORDS OF SP
4146 JSR PC,CLRC ;POINTER TO DATA
4147 BIC #17,28 ;CLEAR C BIT!
4148 BIS R0,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4149 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4150 010000 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4151 BIC #17,38 ;LOAD MAR
4152 BIS R0,38 ;CLEAR ADDRESS OF INSTRUCTION
4153 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4154 040400<11*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4155 MOV# (R2),R5 ;RR = SEL B
4156 MOVR 4(R1),R4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4157 CMPB R5,R4 ;MOVE BR TO PORT4
4158 BEQ 48 ;PUT "EXPECTED" IN R5
4159 HLT 15 ;PUT "FOUND" IN R4
4160 SCOPE1 ;DATA CORRECT?
4161 INC R2 ;BR IF YES
4162 INC R0 ;ALU ERROR
4163 CMP #10,R0 ;SW09=1?
4164 BNE 18 ;NEXT DATA
4165 SCOPE ;NEXT ADDRESS
4166 .BYTE 0,-1,0,-1,125,252,125,252 ;DONE YET?
4167 ;BR IF NO
4168 ;SCOPE THIS TEST
4169 .EVEN
4170
4171 ***** TEST 76 *****
4172 ;*ALU TEST
4173 ;*TEST OF ALU FUNCTION SEL A WITH C BIT CLEARED
4174 ;*ALU FUNCTION (A) CODE=10
4175 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4176 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4177 ;!*****
4178 ;
4179 ; TEST 76
4180 ;-----
4181 TST76: MOV #76,TSTNO
4182
4183
4184
```

```
4185 MOV #TST77,NEXT
4186 MOV #16,LOCK
4187 ;
4188 HSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4189 CLR R0 ;MASTER CLEAR DMC11
4190 MOV #58,R2 ;MEM + SP ADDRESS
4191 JSR PC,MEMLD ;POINTER TO CORRECT DATA
4192 MENDAT ;LOAD 8 WORDS OF MAIN MEMORY
4193 JSR PC,SPLD ;POINTER TO DATA
4194 SPDAT ;LOAD 8 WORDS OF SP
4195 JSR PC,CLRC ;POINTER TO DATA
4196 BIC #17,28 ;CLEAR C BIT!
4197 BIS R0,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4198 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4199 010000 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4200 BIC #17,38 ;LOAD MAR
4201 BIS R0,38 ;CLEAR ADDRESS OF INSTRUCTION
4202 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4203 040400<10*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4204 MOV# (R2),R5 ;RR = SEL A
4205 MOVR 4(R1),R4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4206 CMPB R5,R4 ;MOVE BR TO PORT4
4207 BEQ 48 ;PUT "EXPECTED" IN R5
4208 HLT 15 ;PUT "FOUND" IN R4
4209 SCOPE1 ;DATA CORRECT?
4210 INC R2 ;BR IF YES
4211 INC R0 ;ALU ERROR
4212 CMP #10,R0 ;SW09=1?
4213 BNE 18 ;NEXT DATA
4214 SCOPE ;NEXT ADDRESS
4215 .BYTE 0,0,-1,-1,125,125,252,252 ;DONE YET?
4216 ;BR IF NO
4217 ;SCOPE THIS TEST
4218 .EVEN
4219
4220 ***** TEST 77 *****
4221 ;*ALU TEST
4222 ;*TEST OF ALU FUNCTION A OR NOTB WITH C BIT CLEARED
4223 ;*ALU FUNCTION (A OR NOTB) CODE=12
4224 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4225 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4226 ;!*****
4227 ;
4228 ; TEST 77
4229 ;-----
4230 TST77: MOV #77,TSTNO
4231 MOV #TST100,NEXT
4232 MOV #16,LOCK
4233 ;
4234 HSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4235 CLR R0 ;MASTER CLEAR DMC11
4236 MOV #58,R2 ;MEM + SP ADDRESS
4237 JSR PC,MEMLD ;POINTER TO CORRECT DATA
4238 MENDAT ;LOAD 8 WORDS OF MAIN MEMORY
4239 JSR PC,SPLD ;POINTER TO DATA
4240 SPDAT ;LOAD 8 WORDS OF SP
4241 JSR PC,CLRC ;POINTER TO DATA
4242 BIC #17,28 ;CLEAR C BIT!
4243 BIS R0,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4244 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4245 010000 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4246 BIC #17,38 ;LOAD MAR
4247 BIS R0,38 ;CLEAR ADDRESS OF INSTRUCTION
4248 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4249 040400<10*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4250 MOV# (R2),R5 ;RR = SEL A
4251 MOVR 4(R1),R4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4252 CMPB R5,R4 ;MOVE BR TO PORT4
4253 BEQ 48 ;PUT "EXPECTED" IN R5
4254 HLT 15 ;PUT "FOUND" IN R4
4255 SCOPE1 ;DATA CORRECT?
4256 INC R2 ;BR IF YES
4257 INC R0 ;ALU ERROR
4258 CMP #10,R0 ;SW09=1?
4259 BNE 18 ;NEXT DATA
4260 SCOPE ;NEXT ADDRESS
4261 .BYTE 0,0,-1,-1,125,125,252,252 ;DONE YET?
4262 ;BR IF NO
4263 ;SCOPE THIS TEST
4264 .EVEN
4265
```

```

4241 025140 035010 MEMDAT ;POINTER TO DATA
4242 025142 004737 034770 JSR PC,SPLD ;LOAD 8 WORDS OF SP
4243 025146 035020 SPDAT ;POINTER TO DATA
4244 025150 004737 034764 JSR PC,CLRC ;CLEAR C BIT
4245 025154 012737 000017 025170 BIC #17,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4246 025162 050037 025170 BIS R0,28 ;ADD ADDRESS TO INSTRUCTION
4247 025166 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4248 025170 010000 010000 ;LOAD MAR
4249 025177 042737 000017 025206 HIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
4250 025200 050037 025206 BIS R0,38 ;ADD ADDRESS TO INSTRUCTION
4251 025204 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4252 025206 040660 040400<12*20> ;BR _ A OR NOTB
4253 025210 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4254 025212 061224 61224 ;MOVE BR TO PORT4
4255 025214 111205 MOVB (R2),R5 ;PUT "EXPECTED" IN R5
4256 025216 116104 000004 MOVR 4(R1),R4 ;PUT "FOUND" IN R4
4257 025222 120504 CMPB R5,R4 ;DATA CORRECT?
4258 025224 001401 BEQ 48 ;BR IF YES
4259 025226 104015 HLT 15 ;ALU ERROR
4260 025230 104401 SCOP1 ;SW09=1?
4261 025232 005202 INC R2 ;NEXT DATA
4262 025234 005200 INC R0 ;NEXT ADDRESS
4263 025236 022700 000010 CMP #10,R0 ;DONE YET?
4264 025242 001342 BNE 18 ;BR IF NO
4265 025244 104400 SCOPE ;SCOPE THIS TEST
4266 025246 377 000 377 .BYTE =1,0,-1,-1,-1,125,252,-1
4267 025251 377 377 125
4268 025254 252 377
4269
4270
4271
4272 ;***** TEST 100 *****
4273 ;*ALU TEST
4274 ;*TEST OF ALU FUNCTION A AND B WITH C BIT CLEARED
4275 ;*ALU FUNCTION (A AND B) CODE=13
4276 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4277 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4278 ;*****
4279
4280 ; TEST 100
4281 ;-----
4282 025256 012737 000100 001226 TST100: MOV #100,TSTNO
4283 025264 012737 025432 001216 MOV #TST101,NEXT
4284 025272 012737 025324 001220 MOV #18,LOCK
4285
4286 025300 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4287 025302 005000 CLR R0 ;MASTER CLEAR DMC11
4288 025304 012702 025422 MOV #58,R2 ;MEM + SP ADDRESS
4289 025310 004737 034664 JSR PC,MEMLD ;POINTER TO CORRECT DATA
4290 025314 035010 MEMDAT ;LOAD 8 WORDS OF MAIN MEMORY
4291 025316 004737 034720 JSR PC,SPLD ;POINTER TO DATA
4292 025322 035020 SPDAT ;LOAD 8 WORDS OF SP
4293 025324 004737 034764 JSR PC,CLRC ;POINTER TO DATA
4294 025330 042737 000017 025344 BIC #17,28 ;CLEAR C BIT
4295 025336 050037 025344 BIS R0,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4296 025342 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

```

4297 025344 010000 28: 010000 ;LOAD MAR
4298 025346 042737 000017 025362 BIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
4299 025354 050037 025362 BIS R0,38 ;ADD ADDRESS TO INSTRUCTION
4300 025360 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4301 025362 040660 040400<13*20> ;BR _ A AND B
4302 025364 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4303 025366 061224 61224 ;MOVE BR TO PORT4
4304 025370 111205 MOVB (R2),R5 ;PUT "EXPECTED" IN R5
4305 025372 116104 000004 MOVB 4(R1),R4 ;PUT "FOUND" IN R4
4306 025376 120504 CMPB R5,R4 ;DATA CORRECT?
4307 025400 001401 BEQ 48 ;BR IF YES
4308 025402 104015 HLT 15 ;ALU ERROR
4309 025404 104401 SCOP1 ;SW09=1?
4310 025406 005202 INC R2 ;NEXT DATA
4311 025410 005200 INC R0 ;NEXT ADDRESS
4312 025412 022700 000010 CMP #10,R0 ;DONE YET?
4313 025416 001342 BNE 18 ;BR IF NO
4314 025420 104400 SCOPE ;SCOPE THIS TEST
4315 025422 000 000 000 .BYTE 0,0,0,-1,125,0,0,252
4316 025425 377 125 000
4317 025430 000 252
4318
4319
4320
4321 ;***** TEST 101 *****
4322 ;*ALU TEST
4323 ;*TEST OF ALU FUNCTION A OR B WITH C BIT CLEARED
4324 ;*ALU FUNCTION (A OR B) CODE=14
4325 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4326 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4327 ;*****
4328
4329 ; TEST 101
4330 ;-----
4331 025432 012737 000101 001226 TST101: MOV #101,TSTNO
4332 025440 012737 025506 001216 MOV #TST102,NEXT
4333 025446 012737 025500 001220 MOV #18,LOCK
4334
4335 025454 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4336 025456 005000 CLR R0 ;MASTER CLEAR DMC11
4337 025460 012702 025576 MOV #58,R2 ;MEM + SP ADDRESS
4338 025464 004737 034664 JSR PC,MEMLD ;POINTER TO CORRECT DATA
4339 025470 035010 MEMDAT ;LOAD 8 WORDS OF MAIN MEMORY
4340 025472 004737 034720 JSR PC,SPLD ;POINTER TO DATA
4341 025476 035020 SPDAT ;LOAD 8 WORDS OF SP
4342 025500 004737 034764 JSR PC,CLRC ;POINTER TO DATA
;CLEAR C BIT
4343 025504 042737 000017 025520 BIC #17,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4344 025512 050037 025520 BIS R0,28 ;ADD ADDRESS TO INSTRUCTION
4345 025516 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4346 025520 010000 010000 ;LOAD MAR
4347 025522 042737 000017 025536 HIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
4348 025530 050037 025536 BIS R0,38 ;ADD ADDRESS TO INSTRUCTION
4349 025534 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4350 025536 040700 040400<14*20> ;BR _ A OR B
4351 025540 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4352 025542 061224 61224 ;MOVE BR TO PORT4

```

```

4353 025544 111205      MOVB (R2),R5      ;PUT "EXPECTED" IN R5
4354 025546 116104      MOVB 4(R1),R4     ;PUT "FOUND" IN R4
4355 025552 120504      CMPB R5,R4       ;DATA CORRECT?
4356 025554 001401      BEQ 48           ;BR IF YES
4357 025556 104015      HLT 15          ;ALU ERROR
4358 025560 104401      SCOP1          ;SW09=1?
4359 025562 005202      INC R2          ;NEXT DATA
4360 025564 005200      INC R0          ;NEXT ADDRESS
4361 025566 022700      CMP #10,R0      ;DONE YET?
4362 025572 001342      BNE 18         ;BR IF NO
4363 025574 104400      SCOPE          ;SCOPE THIS TEST
4364 025576 000 377 377 56: ,BYTE 0,-1,-1,-1,125,-1,-1,252
4365 025601 377 125 377
4366 025604 377 252
4367
4368 .EVEN
4369
4370
4371 ;***** TEST 102 *****
4372 ;*ALU TEST
4373 ;*TEST OF ALU FUNCTION A XOR B WITH C BIT CLEARED
4374 ;*ALU FUNCTION (A XOR B) CODE=15
4375 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4376 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4377 ;*****
4378
4379 ; TEST 102
4380 025606 012737 000102 001226 TST102: MOV #102,TSTNO
4381 025614 012737 02562 001216 MOV #TST103,NEXT
4382 025622 012737 025654 001220 MOV #18,LOCK
4383
4384 ;R1 CONTAINS BASE DMC11 ADDRESS
4385 025630 104412 MSTCLR ;MASTER CLEAR DMC11
4386 025632 005000 CLR R0 ;MEM + SP ADDRESS
4387 025634 012702 025752 MOV #58,R2 ;POINTER TO CORRECT DATA
4388 025640 004737 034664 JSR PC,MEMLD ;LOAD 8 WORDS OF MAIN MEMORY
4389 025644 035010 MEMDAT ;POINTER TO DATA
4390 025646 004737 034720 JSR PC,SPLD ;LOAD 8 WORDS OF SP
4391 025654 004737 034764 SPDAT ;POINTER TO DATA
4392 025660 042737 000017 025674 JSR PC,CLRC ;CLEAR C BIT
4393 025666 050037 025674 BIC #17,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4394 025672 104314 BIS R0,28 ;ADD ADDRESS TO INSTRUCTION
4395 025674 010000 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4396 025676 042737 000017 025712 BIS #17,38 ;LOAD MAR
4397 025704 050037 025712 BIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
4398 025710 104414 BIS R0,38 ;ADD ADDRESS TO INSTRUCTION
4399 025712 040720 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4400 025714 104414 0404001<15*20> BR _A XOR B
4401 025716 061224 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4402 025720 111205 61224 ;MOVE BR TO PORT4
4403 025722 116104 000004 MOVB (R2),R5 ;PUT "EXPECTED" IN R5
4404 025726 120504 MOVB 4(R1),R4 ;PUT "FOUND" IN R4
4405 025730 001401 CMPB R5,R4 ;DATA CORRECT?
4406 025732 104015 BEQ 48 ;BR IF YES
4407 025734 104401 HLT 15 ;ALU ERROR
4408 025736 005202 SCOP1 ;SW09=1?
INC R2 ;NEXT DATA

```

```

4409 025740 005200      INC R0          ;NEXT ADDRESS
4410 025742 022700      CMP #10,R0      ;DONE YET?
4411 025746 001342      BNE 18         ;BR IF NO
4412 025750 104400      SCOPE          ;SCOPE THIS TEST
4413 025752 000 377 377 56: ,BYTE 0,-1,-1,0,0,-1,-1,0
4414 025755 000 000 377
4415 025760 377 000
4416
4417 .EVEN
4418
4419
4420 ;***** TEST 103 *****
4421 ;*ALU TEST
4422 ;*TEST OF ALU FUNCTION ADD WITH C BIT CLEARED
4423 ;*ALU FUNCTION (A PLUS B) CODE=00
4424 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4425 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4426 ;*****
4427
4428 ; TEST 103
4429 025762 012737 000103 001226 TST103: MOV #103,TSTNO
4430 025770 012737 026136 001216 MOV #TST104,NEXT
4431 025776 012737 026030 001220 MOV #18,LOCK
4432
4433 ;R1 CONTAINS BASE DMC11 ADDRESS
4434 026004 104412 MSTCLR ;MASTER CLEAR DMC11
4435 026006 005000 CLR R0 ;MEM + SP ADDRESS
4436 026010 012702 026126 MOV #58,R2 ;POINTER TO CORRECT DATA
4437 026014 004737 034664 JSR PC,MEMLD ;LOAD 8 WORDS OF MAIN MEMORY
4438 026020 035010 MEMDAT ;POINTER TO DATA
4439 026022 004737 034720 JSR PC,SPLD ;LOAD 8 WORDS OF SP
4440 026026 035020 SPDAT ;POINTER TO DATA
4441 026030 004737 034764 JSR PC,CLRC ;CLEAR C BIT
4442 026034 042737 000017 026050 BIC #17,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4443 026042 050037 026050 BIS R0,28 ;ADD ADDRESS TO INSTRUCTION
4444 026046 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4445 026050 010000 010000 ;LOAD MAR
4446 026052 042737 000017 026066 BIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
4447 026060 050037 026066 BIS R0,38 ;ADD ADDRESS TO INSTRUCTION
4448 026066 040400 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4449 026070 104414 0404001<00*20> BR _ADD
4450 026072 061224 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4451 026074 111205 61224 ;MOVE BR TO PORT4
4452 026076 116104 000004 MOVB (R2),R5 ;PUT "EXPECTED" IN R5
4453 026102 120504 MOVB 4(R1),R4 ;PUT "FOUND" IN R4
4454 026104 001401 CMPB R5,R4 ;DATA CORRECT?
BEQ 48 ;BR IF YES
4455 026106 104015 HLT 15 ;ALU ERROR
4456 026110 104401 SCOP1 ;SW09=1?
4457 026112 005202 INC R2 ;NEXT DATA
4458 026114 005200 INC R0 ;NEXT ADDRESS
4459 026116 022700 CMP #10,R0 ;DONE YET?
4460 026122 001342 BNE 18 ;BR IF NO
4461 026124 104400 SCOPE ;SCOPE THIS TEST
4462 026126 000 377 377 56: ,BYTE 0,-1,-1,376,252,-1,-1,124
4463 026131 376 252 377
4464 026134 377 252

```

```

4465          ,EVEN
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478 026136 012737 000104 001226   TST104:
4479 026144 012737 026312 001216
4480 026152 012737 026204 001220
4481
4482 026160 104412
4483 026162 005000
4484 026164 012702 026302
4485 026170 004737 034664
4486 026174 035010
4487 026176 004737 034720
4488 026202 035020
4489 026204 004737 034764
4490 026210 042737 000017 026224
4491 026216 050037 026224
4492 026222 104414
4493 026224 010000
4494 026226 042737 000017 026242
4495 026234 050037 026242
4496 026240 104414
4497 026242 040540
4498 026244 104414
4499 026246 061224
4500 026250 111205
4501 026252 116104 000004
4502 026256 120504
4503 026260 001401
4504 026262 104015
4505 026264 104401
4506 026266 005202
4507 026270 005200
4508 026272 022700 000010
4509 026276 001342
4510 026300 104400
4511 026302 000 000 376
4512 026305 376 252 252
4513 026310 124 124
4514          ,EVEN
4515
4516
4517
4518
4519
4520

```

```

***** TEST 104 *****
*ALU TEST
*TEST OF ALU FUNCTION 2A W/C WITH C BIT CLEARED
*ALU FUNCTION (A PLUS A PLUS C) CODE=6
*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
*PERFORM THE FUNCTION, VERIFY THE RESULTS
*****

; TEST 104
;-----
MOV #104,TSTNO
MOV #TST105,NEXT
MOV #18,LOCK
;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;MEM + SP ADDRESS
;POINTER TO CORRECT DATA
;LOAD 8 WORDS OF MAIN MEMORY
;POINTER TO DATA
;LOAD 8 WORDS OF SP
;POINTER TO DATA
;CLEAR C BIT
;CLEAR ADDRESS FIELD OF INSTRUCTION
;ADD ADDRESS TO INSTRUCTION
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD MAR
;CLEAR ADDRESS OF INSTRUCTION
;ADD ADDRESS TO INSTRUCTION
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;BR _ 2A W/C
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;MOVE BR TO PORT4
;PUT "EXPECTED" IN R5
;PUT "FOUND" IN R4
;DATA CORRECT?
;BR IF YES
;ALU ERROR
;SW09=1?
;NEXT DATA
;NEXT ADDRESS
;DONE YET?
;BR IF NO
;SCOPE THIS TEST
;SCOPE 0,0,376,376,252,252,124,124

```

```

4521
4522
4523
4524
4525
4526
4527 026312 012737 000105 001226   TST105:
4528 026320 012737 026466 001216
4529 026326 012737 026360 001220
4530
4531 026334 104412
4532 026336 005000
4533 026340 012702 026456
4534 026344 004737 034664
4535 026350 035010
4536 026352 004737 034720
4537 026356 035020
4538 026360 004737 034764
4539 026364 042737 000017 026400
4540 026372 050037 026400
4541 026376 104414
4542 026400 010000
4543 026402 042737 000017 026416
4544 026410 050037 026416
4545 026414 104414
4546 026416 040740
4547 026420 104414
4548 026422 061224
4549 026424 111205
4550 026426 116104 000004
4551 026432 120504
4552 026434 001401
4553 026436 104015
4554 026440 104401
4555 026442 005202
4556 026444 005200
4557 026446 022700 000010
4558 026452 001342
4559 026454 104400
4560 026456 000 001 377
4561 026461 000 000 253
4562 026464 125 000
4563          ,EVEN
4564
4565
4566

```

```

***** TEST 105 *****
*ALU TEST
*TEST OF ALU FUNCTION SUB WITH C BIT CLEARED
*ALU FUNCTION (A-B) CODE=16
*****

; TEST 105
;-----
MOV #105,TSTNO
MOV #TST106,NEXT
MOV #18,LOCK
;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;MEM + SP ADDRESS
;POINTER TO CORRECT DATA
;LOAD 8 WORDS OF MAIN MEMORY
;POINTER TO DATA
;LOAD 8 WORDS OF SP
;POINTER TO DATA
;CLEAR C BIT
;CLEAR ADDRESS FIELD OF INSTRUCTION
;ADD ADDRESS TO INSTRUCTION
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD MAR
;CLEAR ADDRESS OF INSTRUCTION
;ADD ADDRESS TO INSTRUCTION
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;BR _ SUB
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;MOVE BR TO PORT4
;PUT "EXPECTED" IN R5
;PUT "FOUND" IN R4
;DATA CORRECT?
;BR IF YES
;ALU ERROR
;SW09=1?
;NEXT DATA
;NEXT ADDRESS
;DONE YET?
;BR IF NO
;SCOPE THIS TEST
;SCOPE 0,1,-1,0,0,253,125,0

```

```

4567
4568
4569
4570
4571
4572
4573
4574
4575
4576 026466 012737 000106 001226   TST106:

```

```

***** TEST 106 *****
*ALU TEST
*TEST OF ALU FUNCTION ADD W/C WITH C BIT CLEARED
*ALU FUNCTION (A PLUS B PLUS C) CODE=01
*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
*PERFORM THE FUNCTION, VERIFY THE RESULTS
*****

; TEST 106
;-----
MOV #106,TSTNO

```

```
4577 026474 012737 026642 001216 MOV #TST107,NEXT
4578 026502 012737 026534 001220 MOV #18,LOCK
4579
4580 026510 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4581 026512 005000 CLR R0 ;MASTER CLEAR DMC11
4582 026514 012702 026632 MOV #58,R2 ;MEM + SP ADDRESS
4583 026520 004737 034654 JSR PC,MEMLD ;POINTER TO CORRECT DATA
4584 026524 035010 MEMDAT ;LOAD 8 WORDS OF MAIN MEMORY
4585 026526 004737 034720 JSR PC,SPLD ;POINTER TO DATA
4586 026532 035020 SPDAT ;LOAD 8 WORDS OF SP
4587 026534 004737 034764 JSR PC,CLRC ;POINTER TO DATA
4588 026540 042737 026554 BIC #17,28 ;CLEAR C BIT
4589 026546 050037 026554 BIS RO,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4590 026552 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4591 026554 010000 ROMCLK PC=5304 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4592 026556 042737 026572 BIC #17,38 ;LOAD MAR
4593 026564 050037 026572 BIS RO,38 ;CLEAR ADDRESS OF INSTRUCTION
4594 026570 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4595 026572 040420 ROMCLK PC=5304 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4596 026574 104414 ROMCLK PC=5304 ;BR = ADD W/C
4597 026576 061224 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4598 026600 111205 MOVB (R2),R5 ;MOVE BR TO PORT4
4599 026602 116104 MOVB 4(R1),R4 ;PUT "EXPECTED" IN R5
4600 026606 120504 CMPB R5,R4 ;PUT "FOUND" IN R4
4601 026610 001401 BEQ 48 ;DATA CORRECT?
4602 026612 104015 HLT 15 ;BR IF YES
4603 026614 104401 SCOPI ;ALU ERROR
4604 026616 005202 INC R2 ;SW09=1?
4605 026620 005200 INC R0 ;NEXT DATA
4606 026622 022700 CMP #10,R0 ;NEXT ADDRESS
4607 026626 001342 BNE 18 ;DONE YET?
4608 026630 104400 SCOPE ;BR IF NO
4609 026632 000 377 377 .BYTE 0,-1,-1,376,252,-1,-1,124 ;SCOPE THIS TEST
4610 026635 376 252 377
4611 026640 377 124
4612 .EVEN
```

```
***** TEST 107 *****
;ALU TEST
;TEST OF ALU FUNCTION SUB W/C WITH C BIT CLEARED
;ALU FUNCTION (A-B-C) CODE=2
;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
;PERFORM THE FUNCTION, VERIFY THE RESULTS
*****
```

```
; TEST 107
;-----
TST107: MOV #107,TSTNO
MOV #TST110,NEXT
MOV #18,LOCK
```

```
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR R0 ;MASTER CLEAR DMC11
MOV #58,R2 ;MEM + SP ADDRESS
JSR PC,MEMLD ;POINTER TO CORRECT DATA
;LOAD 8 WORDS OF MAIN MEMORY
```

```
4633 026700 035010 MEMDAT ;POINTER TO DATA
4634 026702 004737 034720 JSR PC,SPLD ;LOAD 8 WORDS OF SP
4635 026706 035020 SPDAT ;POINTER TO DATA
4636 026710 004737 034764 JSR PC,CLRC ;CLEAR C BIT
4637 026714 042737 026730 BIC #17,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4638 026722 050037 026730 BIS RO,28 ;ADD ADDRESS TO INSTRUCTION
4639 026726 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4640 026730 010000 ROMCLK PC=5304 ;LOAD MAR
4641 026732 042737 026746 BIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
4642 026740 050037 026746 BIS RO,38 ;ADD ADDRESS TO INSTRUCTION
4643 026744 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4644 026746 040440 ROMCLK PC=5304 ;BR = SUB W/C
4645 026750 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4646 026752 061224 ROMCLK ;MOVE BR TO PORT4
4647 026754 111205 MOVB (R2),R5 ;PUT "EXPECTED" IN R5
4648 026756 116104 MOVB 4(R1),R4 ;PUT "FOUND" IN R4
4649 026762 120504 CMPB R5,R4 ;DATA CORRECT?
4650 026764 001401 BEQ 48 ;BR IF YES
4651 026766 104015 HLT 15 ;ALU ERROR
4652 026770 104401 SCOPI ;SW09=1?
4653 026772 005202 INC R2 ;NEXT DATA
4654 026774 005200 INC R0 ;NEXT ADDRESS
4655 026776 022700 CMP #10,R0 ;DONE YET?
4656 027002 001342 BNE 18 ;BR IF NO
4657 027004 104400 SCOPE ;SCOPE THIS TEST
4658 027006 377 000 376 .BYTE -1,0,376,-1,-1,252,124,-1
4659 027011 377 377 252
4660 027014 124 377
4661 .EVEN
```

```
***** TEST 110 *****
;ALU TEST
;TEST OF ALU FUNCTION INC A WITH C BIT CLEARED
;ALU FUNCTION (A PLUS 1) CODE=3
;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
;PERFORM THE FUNCTION, VERIFY THE RESULTS
*****
```

```
; TEST 110
;-----
TST110: MOV #110,TSTNO
MOV #TST111,NEXT
MOV #18,LOCK
```

```
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR R0 ;MASTER CLEAR DMC11
MOV #58,R2 ;MEM + SP ADDRESS
JSR PC,MEMLD ;POINTER TO CORRECT DATA
;LOAD 8 WORDS OF MAIN MEMORY
```

```
4679 027042 005000 MEMDAT ;POINTER TO DATA
4680 027044 012702 027162 JSR PC,SPLD ;LOAD 8 WORDS OF SP
4681 027050 004737 034664 SPDAT ;POINTER TO DATA
4682 027054 035010 JSR PC,CLRC ;CLEAR C BIT
4683 027056 004737 034720 BIC #17,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4684 027062 035020 MEMDAT ;ADD ADDRESS TO INSTRUCTION
4685 027064 004737 034764 JSR PC,CLRC ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4686 027070 042737 027104 BIC #17,28 ;LOAD MAR
4687 027076 050037 027104 BIS RO,28 ;CLEAR ADDRESS OF INSTRUCTION
4688 027082 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4689 027084 040420 ROMCLK PC=5304 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4690 027086 104414 ROMCLK PC=5304 ;BR = ADD W/C
4691 027088 061224 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4692 027094 111205 MOVB (R2),R5 ;MOVE BR TO PORT4
4693 027096 116104 MOVB 4(R1),R4 ;PUT "EXPECTED" IN R5
4694 027102 120504 CMPB R5,R4 ;PUT "FOUND" IN R4
4695 027104 001401 BEQ 48 ;DATA CORRECT?
4696 027106 104015 HLT 15 ;BR IF YES
4697 027108 104401 SCOPI ;ALU ERROR
4698 027110 005202 INC R2 ;SW09=1?
4699 027112 005200 INC R0 ;NEXT DATA
4700 027114 022700 CMP #10,R0 ;NEXT ADDRESS
4701 027116 001342 BNE 18 ;DONE YET?
4702 027118 104400 SCOPE ;BR IF NO
4703 027120 000 377 377 .BYTE -1,0,376,-1,-1,252,124,-1 ;SCOPE THIS TEST
4704 027122 377 377 252
4705 027124 124 377
```

```

4689 027104 010000          25: 010000          ;LOAD MAR
4690 027106 042737 000017 027122  BIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
4691 027114 050037 027122  BIC R0,38 ;ADD ADDRESS TO INSTRUCTION
4692 027120 104414          ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4693 027122 0404A0          38: 0404001<3*20> ;BR = INC A
4694 027124 104414          ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4695 027126 061224          61224 ;MOVE BR TO PORT4
4696 027130 111205          MOVR (R2),R5 ;PUT "EXPECTED" IN R5
4697 027132 116104 000004  MOV 4(R1),R4 ;PUT "FOUND" IN R4
4698 027136 120504          CMPB R5,R4 ;DATA CORRECT?
4699 027140 001401          BEQ 48 ;BR IF YES
4700 027142 104015          HLT 15 ;ALU ERROR
4701 027144 104401          48: SCOP1 ;SW09=1?
4702 027146 005202          INC R2 ;NEXT DATA
4703 027150 005200          INC R0 ;NEXT ADDRESS
4704 027152 022709 000010  CMP #10,R0 ;DONE YET?
4705 027156 001342          BNE 18 ;BR IF NO
4706 027160 104400          SCOPE ;SCOPE THIS TEST
4707 027162 001 001 000 58: .BYTE 1,1,0,0,126,126,253,253
4708 027165 000 126 126
4709 027170 253 253
4710          .EVEN
4711
4712
4713          ;***** TEST 111 *****
4714          ;*ALU TEST
4715          ;*TEST OF ALU FUNCTION 2A WITH C BIT CLEARED
4716          ;*ALU FUNCTION (A PLUS A) CODE=5
4717          ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4718          ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4719          ;*****
4720
4721          ; TEST 111
4722          ;-----
4723 027172 012737 000111 001226  TST111: MOV #111,TSTNO
4724 027200 012737 027346 001216  MOV #TST112,NEXT
4725 027206 012737 027240 001220  MOV #18,LOCK
4726
4727 027214 104412          MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4728 027216 005000          CLR R0 ;MASTER CLEAR DMC11
4729 027220 012702 027336  MEM + SP ADDRESS
4730 027224 004737 034864  JSR #58,R2 ;MEM + SP ADDRESS
4731 027230 035010          MEMDAT ;POINTER TO CORRECT DATA
4732 027232 004737 034720  JSR PC,SPLD ;LOAD 8 WORDS OF MAIN MEMORY
4733 027236 035020          SPDAT ;POINTER TO DATA
4734 027240 004737 034764  JSR PC,CLRC ;LOAD 8 WORDS OF SP
4735 027244 042737 000017 027260  BIC #17,28 ;POINTER TO DATA
4736 027252 050037 027260  BIC R0,28 ;CLEAR C BIT
4737 027256 104414          ROMCLK ;CLEAR ADDRESS FIELD OF INSTRUCTION
4738 027260 010000          010000 ;ADD ADDRESS TO INSTRUCTION
4739 027262 042737 000017 027276  BIC #17,38 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4740 027270 050037 027276  BIC R0,38 ;LOAD MAR
4741 027274 104414          ROMCLK ;CLEAR ADDRESS OF INSTRUCTION
4742 027276 040520          38: 0404001<5*20> ;ADD ADDRESS TO INSTRUCTION
4743 027300 104414          ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4744 027302 061224          61224 ;BR = 2A
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;MOVE BR TO PORT4

```

```

4745 027304 111205          MOV 4(R1),R4 ;PUT "EXPECTED" IN R5
4746 027306 116104 000004  MOV 4(R1),R4 ;PUT "FOUND" IN R4
4747 027312 120504          CMPB R5,R4 ;DATA CORRECT?
4748 027314 001401          BEQ 48 ;BR IF YES
4749 027316 104015          HLT 15 ;ALU ERROR
4750 027320 104401          48: SCOP1 ;SW09=1?
4751 027322 005202          INC R2 ;NEXT DATA
4752 027324 005200          INC R0 ;NEXT ADDRESS
4753 027326 022709 000010  CMP #10,R0 ;DONE YET?
4754 027332 001342          BNE 18 ;BR IF NO
4755 027334 104400          SCOPE ;SCOPE THIS TEST
4756 027336 000 000 376 58: .BYTE 0,0,376,376,252,252,124,124
4757 027341 376 252 252
4758 027344 124 124
4759          .EVEN
4760
4761
4762          ;***** TEST 112 *****
4763          ;*ALU TEST
4764          ;*TEST OF ALU FUNCTION A PLUS C WITH C BIT CLEARED
4765          ;*ALU FUNCTION (A PLUS C) CODE=4
4766          ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4767          ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4768          ;*****
4769
4770          ; TEST 112
4771          ;-----
4772 027346 012737 000112 001226  TST112: MOV #112,TSTNO
4773 027354 012737 027522 001216  MOV #TST113,NEXT
4774 027362 012737 027414 001220  MOV #18,LOCK
4775
4776 027370 104412          MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4777 027372 005000          CLR R0 ;MASTER CLEAR DMC11
4778 027374 012702 027512  MEM + SP ADDRESS
4779 027400 004737 034864  JSR #58,R2 ;MEM + SP ADDRESS
4780 027404 035010          MEMDAT ;POINTER TO CORRECT DATA
4781 027406 004737 034720  JSR PC,SPLD ;LOAD 8 WORDS OF MAIN MEMORY
4782 027412 035020          SPDAT ;POINTER TO DATA
4783 027414 004737 034764  JSR PC,CLRC ;LOAD 8 WORDS OF SP
4784 027420 042737 000017 027434  BIC #17,28 ;POINTER TO DATA
4785 027424 050037 027434  BIC R0,28 ;CLEAR C BIT
4786 027432 104414          ROMCLK ;CLEAR ADDRESS FIELD OF INSTRUCTION
4787 027434 010000          010000 ;ADD ADDRESS TO INSTRUCTION
4788 027436 042737 000017 027452  BIC #17,38 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4789 027444 050037 027452  BIC R0,38 ;LOAD MAR
4790 027450 104414          ROMCLK ;CLEAR ADDRESS OF INSTRUCTION
;ADD ADDRESS TO INSTRUCTION
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;MOVE BR TO PORT4
4791 027452 040500          38: 0404001<4*20> ;BR = A PLUS C
4792 027454 104414          ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4793 027456 061224          61224 ;MOVE BR TO PORT4
4794 027460 111205          MOVB (R2),R5 ;PUT "EXPECTED" IN R5
4795 027462 116104 000004  MOVB 4(R1),R4 ;PUT "FOUND" IN R4
4796 027466 120504          CMPB R5,R4 ;DATA CORRECT?
4797 027470 001401          BEQ 48 ;BR IF YES
4798 027472 104015          HLT 15 ;ALU ERROR
4799 027474 104401          48: SCOP1 ;SW09=1?
4800 027476 005202          INC R2 ;NEXT DATA

```

```

4801 027500 005200          INC    R0          ;NEXT ADDRESS
4802 027502 022700 000010  CMP    #10,R0     ;DONE YET?
4803 027506 001342          BNE   18          ;BR IF NO
4804 027510 104400          SCOPE          ;SCOPE THIS TEST
4805 027512          000          000          377          58:  ,BYTE  0,0,-1,-1,125,125,252,252
4806 027515          377          125          125
4807 027520          252          252
4808          .EVEN
4809
4810
4811          ;***** TEST 113 *****
4812          ;ALU TEST
4813          ;TEST OF ALU FUNCTION 2'S COMP SUB WITH C BIT CLEARED
4814          ;ALU FUNCTION (A-B=1) CODE=17
4815          ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4816          ;PERFORM THE FUNCTION, VERIFY THE RESULTS
4817          ;*****
4818
4819          ; TEST 113
4820          ;-----
4821 027522 012737 000113 001226  TST113: MOV    #113,TSTNO
4822 027530 012737 027676 001216  MOV    #TST114,NEXT
4823 027536 012737 027570 001220  MOV    #18,LOCK
4824
4825 027544 104412          MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
4826 027546 005000          CLR    R0        ;MASTER CLEAR DMC11
4827 027550 012702 027666          MOV    #58,R2   ;MEM + SP ADDRESS
4828 027554 004737 034664          JSR   PC,MEMLD  ;POINTER TO CORRECT DATA
4829 027560 035010          MEMDAT         ;LOAD 8 WORDS OF MAIN MEMORY
4830 027562 004737 034720          JSR   PC,SPLD   ;POINTER TO DATA
4831 027566 035020          SPDAT         ;LOAD 8 WORDS OF SP
4832 027570 004737 034764          JSR   PC,CLRC   ;POINTER TO DATA
4833 027574 042737 000017 027610 18:  BIC    #17,28    ;CLEAR C BIT
4834 027602 050037 027610          BIS    R0,28    ;CLEAR ADDRESS FIELD OF INSTRUCTION
4835 027606 104414          ROMCLK        ;ADD ADDRESS TO INSTRUCTION
4836 027610 010000          010000        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4837 027612 042737 000017 027626 28:  BIC    #17,38    ;LOAD MAR
4838 027620 050037 027626          BIS    R0,38    ;CLEAR ADDRESS OF INSTRUCTION
4839 027624 104414          ROMCLK        ;ADD ADDRESS TO INSTRUCTION
4840 027626 040760          040400<17*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4841 027630 104414          ROMCLK        ;BR = 2'S COMP SUB
4842 027632 061224          61224         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4843 027634 111205          MOVB  (R2),R5   ;MOVE BR TO PORT4
4844 027636 116104 000004          MOVB  4(R1),R4 ;PUT "EXPECTED" IN R5
4845 027642 120504          CMBB  R5,R4    ;PUT "FOUND" IN R4
4846 027644 001401          BEQ   48        ;DATA CORRECT?
4847 027646 104015          HLT   15        ;BR IF YES
4848 027650 104401          48:  SCOP1         ;ALU ERROR
4849 027652 005202          INC    R2        ;SW09=1?
4850 027654 005200          INC    R0        ;NEXT DATA
4851 027656 022700 000010  INC    R0        ;NEXT ADDRESS
4852 027662 001342          CMP    #10,R0   ;DONE YET?
4853 027664 104400          BNE   18        ;BR IF NO
4854 027666          377          000          376          58:  ,BYTE  -1,0,376,-1,-1,252,124,-1
4855 027671          377          252          252
4856 027674          124          377

```

```

4857          .EVEN
4858
4859
4860          ;***** TEST 114 *****
4861          ;ALU TEST
4862          ;TEST OF ALU FUNCTION DEC A WITH C BIT CLEARED
4863          ;ALU FUNCTION (A=1) CODE=7
4864          ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4865          ;PERFORM THE FUNCTION, VERIFY THE RESULTS
4866          ;*****
4867
4868          ; TEST 114
4869          ;-----
4870 027676 012737 000114 001226  TST114: MOV    #114,TSTNO
4871 027704 012737 030052 001216  MOV    #TST115,NEXT
4872 027712 012737 027744 001220  MOV    #18,LOCK
4873
4874 027720 104412          MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
4875 027722 005000          CLR    R0        ;MASTER CLEAR DMC11
4876 027724 012702 030042          MOV    #58,R2   ;MEM + SP ADDRESS
4877 027730 004737 034664          JSR   PC,MEMLD  ;POINTER TO CORRECT DATA
4878 027734 035010          MEMDAT         ;LOAD 8 WORDS OF MAIN MEMORY
4879 027736 004737 034720          JSR   PC,SPLD   ;POINTER TO DATA
4880 027742 035020          SPDAT         ;LOAD 8 WORDS OF SP
4881 027744 004737 034764          JSR   PC,CLRC   ;POINTER TO DATA
4882 027750 042737 000017 027764 18:  BIC    #17,28    ;CLEAR C BIT
4883 027756 050037 027764          BIS    R0,28    ;CLEAR ADDRESS FIELD OF INSTRUCTION
4884 027762 104414          ROMCLK        ;ADD ADDRESS TO INSTRUCTION
4885 027764 010000          010000        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4886 027766 042737 000017 030002 28:  BIC    #17,38    ;LOAD MAR
4887 027774 050037 030002          BIS    R0,38    ;CLEAR ADDRESS OF INSTRUCTION
4888 030000 104414          ROMCLK        ;ADD ADDRESS TO INSTRUCTION
4889 030002 040560          040400<7*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4890 030004 104414          ROMCLK        ;BR = DEC A
4891 030006 061224          61224         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4892 030010 111205          MOVB  (R2),R5   ;MOVE BR TO PORT4
4893 030012 116104 000004          MOVB  4(R1),R4 ;PUT "EXPECTED" IN R5
4894 030016 120504          CMBB  R5,R4    ;PUT "FOUND" IN R4
4895 030020 001401          BEQ   48        ;DATA CORRECT?
4896 030022 104015          HLT   15        ;BR IF YES
4897 030024 104401          48:  SCOP1         ;ALU ERROR
4898 030026 005202          INC    R2        ;SW09=1?
4899 030030 005200          INC    R0        ;NEXT DATA
4900 030032 022700 000010  INC    R0        ;NEXT ADDRESS
4901 030036 001342          CMP    #10,R0   ;DONE YET?
4902 030040 104400          BNE   18        ;BR IF NO
4903 030042          377          376          376          58:  ,BYTE  -1,-1,376,376,124,124,251,251
4904 030045          376          124          124
4905 030050          251          251
4906          .EVEN
4907
4908
4909          ;***** TEST 115 *****
4910          ;ALU TEST
4911          ;TEST OF ALU FUNCTION SEL R WITH C BIT SET
4912          ;ALU FUNCTION (R) CODE=11

```

```

4913 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4914 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4915 ;*****
4916
4917 ; TEST 115
4918 ;-----
4919 030052 012737 000115 001226 TST115: MOV #115,TSTNO
4920 030060 012737 030226 001216 MOV #TST116,NEXT
4921 030066 012737 030120 001220 MOV #16,LOCK
4922
4923 030074 104412 MSTCLP ;R1 CONTAINS BASE DMC11 ADDRESS
4924 030076 005000 CLR R0 ;MASTER CLEAR DMC11
4925 030100 012702 030216 MOV #58,R2 ;MEM + SP ADDRESS
4926 030104 004737 034664 JSR PC,MEMLD ;POINTER TO CORRECT DATA
4927 030110 035010 MFM DAT ;LOAD 8 WORDS OF MAIN MEMORY
4928 030112 004737 034720 JSR PC,SPLD ;POINTER TO DATA
4929 030116 035020 SP DAT ;LOAD 8 WORDS OF SP
4930 030120 004737 034776 JSR PC,SETC ;POINTER TO DATA
4931 030124 042737 000017 030140 BIC #17,26 ;SET C BIT1
4932 030132 050037 030140 BIS R0,26 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4933 030136 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4934 030140 010000 010000 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4935 030142 042737 000017 030156 BIC #17,38 ;LOAD MAR
4936 030150 050037 030156 BIS R0,38 ;CLEAR ADDRESS OF INSTRUCTION
4937 030154 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4938 030156 040620 0404001<11*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4939 030160 104414 ;BR = SEL B
4940 030162 041224 61224 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4941 030164 111205 MOVB (R2),R5 ;MOVE BR TO PORT4
4942 030166 116104 000004 MOVB 4(R1),R4 ;PUT "EXPECTED" IN R5
4943 030172 120504 CMPB R5,R4 ;PUT "FOUND" IN R4
4944 030174 001401 BEQ 48 ;DATA CORRECT?
4945 030176 104015 HLT 15 ;BP IF YES
4946 030200 104401 SCOPE1 ;ALU ERROR
4947 030202 005202 INC R2 ;SW09=1?
4948 030204 005200 INC R0 ;NEXT DATA
4949 030206 022700 000010 CMP #10,R0 ;NEXT ADDRESS
4950 030212 001342 BNE 18 ;DONE YET?
4951 030214 104400 SCOPE ;BR IF NO
4952 030216 000 377 000 ;SCOPE THIS TEST
4953 030221 177 125 252 .BYTE 0,-1,0,-1,125,252,125,252
4954 030224 125 252
4955 .EVEN
4956
4957 ;***** TEST 116 *****
4958 ;*ALU TEST
4959 ;*TEST OF ALU FUNCTION SEL A WITH C BIT SET
4960 ;*ALU FUNCTION (A) CODE=10
4961 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4962 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
4963 ;*****
4964
4965 ; TEST 116
4966 ;-----
4967 030226 012737 000116 001226 TST116: MOV #116,TSTNO

```

```

4969 030234 012737 030402 001216 MOV #TST117,NEXT
4970 030242 012737 030274 001220 MOV #16,LOCK
4971
4972 030250 104412 MSTCLP ;R1 CONTAINS BASE DMC11 ADDRESS
4973 030252 005000 CLR R0 ;MASTER CLEAR DMC11
4974 030254 012702 030372 MOV #58,R2 ;MEM + SP ADDRESS
4975 030260 004737 034664 JSR PC,MEMLD ;POINTER TO CORRECT DATA
4976 030264 035010 MFM DAT ;LOAD 8 WORDS OF MAIN MEMORY
4977 030266 004737 034720 JSR PC,SPLD ;POINTER TO DATA
4978 030272 035020 SP DAT ;LOAD 8 WORDS OF SP
4979 030274 004737 034776 JSR PC,SETC ;POINTER TO DATA
4980 030300 042737 000017 030314 BIC #17,26 ;SET C BIT1
4981 030306 050037 030314 BIS R0,26 ;CLEAR ADDRESS FIELD OF INSTRUCTION
4982 030312 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4983 030314 010000 010000 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4984 030316 042737 000017 030334 BIC #17,38 ;LOAD MAR
4985 030324 050037 030334 BIS R0,38 ;CLEAR ADDRESS OF INSTRUCTION
4986 030330 104414 ROMCLK ;ADD ADDRESS TO INSTRUCTION
4987 030332 040600 0404001<10*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4988 030334 104414 ;BR = SEL A
4989 030336 061224 61224 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4990 030340 111205 MOVB (R2),R5 ;MOVE BR TO PORT4
4991 030342 116104 000004 MOVB 4(R1),R4 ;PUT "EXPECTED" IN R5
4992 030346 120504 CMPB R5,R4 ;PUT "FOUND" IN R4
4993 030350 001401 BEQ 48 ;DATA CORRECT?
4994 030352 104015 HLT 15 ;BP IF YES
4995 030354 104401 SCOPE1 ;ALU ERROR
4996 030356 005202 INC R2 ;SW09=1?
4997 030360 005200 INC R0 ;NEXT DATA
4998 030362 022700 000010 CMP #10,R0 ;NEXT ADDRESS
4999 030366 001342 BNE 18 ;DONE YET?
5000 030370 104400 SCOPE ;BR IF NO
5001 030372 000 377 000 ;SCOPE THIS TEST
5002 030375 377 125 125 .BYTE 0,0,-1,-1,125,125,252,252
5003 030400 252 252
5004 .EVEN
5005
5006 ;***** TEST 117 *****
5007 ;*ALU TEST
5008 ;*TEST OF ALU FUNCTION A OR NOTB WITH C BIT SET
5009 ;*ALU FUNCTION (A OR NOTB) CODE=12
5010 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5011 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
5012 ;*****
5013
5014 ; TEST 117
5015 ;-----
5016 030402 012737 000117 001226 TST117: MOV #117,TSTNO
5017 030410 012737 030556 001216 MOV #TST120,NEXT
5018 030416 012737 030450 001220 MOV #16,LOCK
5019
5020 030424 104412 MSTCLP ;R1 CONTAINS BASE DMC11 ADDRESS
5021 030426 005000 CLR R0 ;MASTER CLEAR DMC11
5022 030430 012702 030546 MOV #58,R2 ;MEM + SP ADDRESS
5023 030434 004737 034664 JSR PC,MEMLD ;POINTER TO CORRECT DATA
5024 ;LOAD 8 WORDS OF MAIN MEMORY

```

```

5025 030440 035010          MEMDAT          ;POINTER TO DATA
5026 030442 004737 034720  JSR   PC,SPLD   ;LOAD 8 WORDS OF SP
5027 030446 035020          SPDAT          ;POINTER TO DATA
5028 030450 004737 034776  JSR   PC,SETC   ;SET C BIT!
5029 030454 042737 000017 030470  BIC   #17,28    ;CLEAR ADDRESS FIELD OF INSTRUCTION
5030 030462 050037 030470  BIS   R0,28     ;ADD ADDRESS TO INSTRUCTION
5031 030466 104414          ROMCLK        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5032 030470 010000          010000       ;LOAD MAR
5033 030472 042737 000017 030506  BIC   #17,38    ;CLEAR ADDRESS OF INSTRUCTION
5034 030500 050037 030506  BIS   R0,38     ;ADD ADDRESS TO INSTRUCTION
5035 030504 104414          ROMCLK        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5036 030506 040640          040400<12*20> ;BR = A OR NOTE
5037 030510 104414          ROMCLK        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5038 030512 061224          61224        ;MOVE BR TO PORT4
5039 030514 111205          MOVB   (R2),R5 ;PUT "EXPECTED" IN R5
5040 030516 116104 000004          MOVB   4(R1),R4 ;PUT "FOUND" IN R4
5041 030522 120504          CMPB   R5,R4   ;DATA CORRECT?
5042 030524 001401          BEQ   48       ;BR IF YES
5043 030526 104015          HLT   15       ;ALU ERROR
5044 030530 104401          SCOP1        ;$W09=1?
5045 030532 005202          INC   R2       ;NEXT DATA
5046 030534 005200          INC   R0       ;NEXT ADDRESS
5047 030536 022700 000010          CMP   #10,R0  ;DONE YET?
5048 030542 001342          RNE   18       ;BR IF NO
5049 030544 104400          SCOPE        ;SCOPE THIS TEST
5050 030546          377      000      377
5051 030551          377      377      125
5052 030554          252      377
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066 030556 012737 000120 001226  TST120: MOV   #120,TSTNO
5067 030564 012737 030732 001216  MOV   #TST121,NEXT
5068 030572 012737 030624 001220  MOV   #18,LOCK
5069
5070 030600 104412          MSTCLR       ;R1 CONTAINS BASE DMC11 ADDRESS
5071 030602 005000          CLR   R0       ;MASTER CLEAR DMC11
5072 030604 012702 030722  MOV   #58,R2   ;MEM + SP ADDRESS
5073 030610 004737 034664  JSR   PC,MEMLD ;POINTER TO CORRECT DATA
5074 030614 035010          MEMDAT       ;LOAD 8 WORDS OF MAIN MEMORY
5075 030616 004737 034720  JSR   PC,SPLD   ;POINTER TO DATA
5076 030622 035020          SPDAT       ;LOAD 8 WORDS OF SP
5077 030624 004737 034776  JSR   PC,SETC   ;POINTER TO DATA
5078 030630 042737 000017 030644  BIC   #17,28    ;SET C BIT!
5079 030636 050037 030644  BIS   R0,28     ;CLEAR ADDRESS FIELD OF INSTRUCTION
5080 030642 104414          ROMCLK      ;ADD ADDRESS TO INSTRUCTION
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

```

5081 030644 010000          010000       ;LOAD MAR
5082 030646 042737 000017 030662  BIC   #17,38    ;CLEAR ADDRESS OF INSTRUCTION
5083 030654 050037 030662  BIS   R0,38     ;ADD ADDRESS TO INSTRUCTION
5084 030660 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5085 030662 040660          040400<13*20> ;BR = A AND B
5086 030664 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5087 030666 061224          61224        ;MOVE BR TO PORT4
5088 030670 111205          MOVB   (R2),R5 ;PUT "EXPECTED" IN R5
5089 030672 116104 000004          MOVB   4(R1),R4 ;PUT "FOUND" IN R4
5090 030676 120504          CMPB   R5,R4   ;DATA CORRECT?
5091 030700 001401          BEQ   48       ;BR IF YES
5092 030702 104015          HLT   15       ;ALU ERROR
5093 030704 104401          SCOP1        ;$W09=1?
5094 030706 005202          INC   R2       ;NEXT DATA
5095 030710 005200          INC   R0       ;NEXT ADDRESS
5096 030712 022700 000010          CMP   #10,R0  ;DONE YET?
5097 030716 001342          RNE   18       ;BR IF NO
5098 030720 104400          SCOPE        ;SCOPE THIS TEST
5099 030722          000      000      000
5100 030725          377      125      000
5101 030730          000      252
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115 030732 012737 000121 001226  TST121: MOV   #121,TSTNO
5116 030740 012737 031106 001216  MOV   #TST122,NEXT
5117 030746 012737 031000 001220  MOV   #18,LOCK
5118
5119 030754 104412          MSTCLR       ;R1 CONTAINS BASE DMC11 ADDRESS
5120 030756 005000          CLR   R0       ;MASTER CLEAR DMC11
5121 030760 012702 031076  MOV   #58,R2   ;MEM + SP ADDRESS
5122 030764 004737 034664  JSR   PC,MEMLD ;POINTER TO CORRECT DATA
5123 030770 035010          MEMDAT       ;LOAD 8 WORDS OF MAIN MEMORY
5124 030772 004737 034720  JSR   PC,SPLD   ;POINTER TO DATA
5125 030776 035020          SPDAT       ;LOAD 8 WORDS OF SP
5126 031000 004737 034776  JSR   PC,SETC   ;POINTER TO DATA
;SET C BIT!
5127 031004 042737 000017 031020  BIC   #17,28    ;CLEAR ADDRESS FIELD OF INSTRUCTION
5128 031012 050037 031020  BIS   R0,28     ;ADD ADDRESS TO INSTRUCTION
5129 031016 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5130 031020 010000          010000       ;LOAD MAR
5131 031022 042737 000017 031036  BIC   #17,38    ;CLEAR ADDRESS OF INSTRUCTION
5132 031030 050037 031036  BIS   R0,38     ;ADD ADDRESS TO INSTRUCTION
5133 031034 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5134 031036 040700          040400<14*20> ;BR = A OR B
5135 031040 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5136 031042 061224          61224        ;MOVE BR TO PORT4

```

```
5137 031044 111205 MOVB (R2),R5 ;PUT "EXPECTED" IN R5
5138 031046 116104 MOVB 4(R1),R4 ;PUT "FOUND" IN R4
5139 031052 120504 CMPB R5,R4 ;DATA CORRECT?
5140 031054 001401 BFC 48 ;BR IF YES
5141 031056 104015 HLT 15 ;ALU ERROR
5142 031060 104401 SCOPI ;SW09=1?
5143 031062 005202 INC R2 ;NEXT DATA
5144 031064 005200 INC R0 ;NEXT ADDRESS
5145 031066 022700 000010 CMP #10,R0 ;DONE YET?
5146 031072 001342 BNE 18 ;BR IF NO
5147 031074 104400 SCOPE ;SCOPE THIS TEST
5148 031076 000 377 377 .BYTE 0,-1,-1,-1,125,-1,-1,252
5149 031101 377 125 377
5150 031104 377 252
5151 .EVEN
5152
5153
5154 ;***** TEST 122 *****
5155 ;*ALU TEST
5156 ;*TEST OF ALU FUNCTION A XOR B WITH C BIT SET
5157 ;*ALU FUNCTION (A XOR B) CODE=15
5158 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5159 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
5160 ;*****
5161 ; TEST 122
5162 ;-----
5163 TST122: MOV #122,TSTNO
5164 031106 012737 000122 001226 ;R1 CONTAINS BASE DMC11 ADDRESS
5165 031114 012737 031262 001216 ;MASTER CLEAR DMC11
5166 031122 012737 031154 001220 ;MEM + SP ADDRESS
5167 MOV #16,LOCK ;POINTER TO CORRECT DATA
5168 031130 104412 MSTCLR ;LOAD 8 WORDS OF MAIN MEMORY
5169 031132 005000 CLR R0 ;POINTER TO DATA
5170 031134 012702 031252 MOV #58,R2 ;LOAD 8 WORDS OF SP
5171 031140 004737 034664 JSR PC,MEMLD ;POINTER TO DATA
5172 031144 035010 MEMDAT ;LOAD 8 WORDS OF SP
5173 031146 004737 034720 JSR PC,SPLD ;POINTER TO DATA
5174 031152 035020 SPDAT ;SET C BIT!
5175 031154 004737 034776 JSR PC,SETC ;CLEAR ADDRESS FIELD OF INSTRUCTION
5176 031160 042737 000017 031174 BIC #17,28 ;ADD ADDRESS TO INSTRUCTION
5177 031166 050037 031174 BIS R0,28 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5178 031172 104414 ROMCLK ;LOAD MAR
5179 031174 010000 010000 BIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
5180 031176 042737 000017 031212 BIS R0,38 ;ADD ADDRESS TO INSTRUCTION
5181 031204 050037 031212 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5182 031210 104414 040400<15*20> ;BR _ A XOR B
5183 031212 040720 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5184 031214 104414 61224 ;MOVE BR TO PORT4
5185 031216 061224 MOVB (R2),R5 ;PUT "EXPECTED" IN R5
5186 031220 111205 MOVB 4(R1),R4 ;PUT "FOUND" IN R4
5187 031222 116104 000004 CMPB R5,R4 ;DATA CORRECT?
5188 031226 120504 BEQ 48 ;BR IF YES
5189 031230 001401 HLT 15 ;ALU ERROR
5190 031232 104015 SCOPI ;SW09=1?
5191 031234 104401 INC R2 ;NEXT DATA
5192 031236 005202
```

```
5193 031240 005200 INC R0 ;NEXT ADDRESS
5194 031242 022700 000010 CMP #10,R0 ;DONE YET?
5195 031246 001342 BNE 18 ;BR IF NO
5196 031250 104400 SCOPE ;SCOPE THIS TEST
5197 031252 000 377 377 .BYTE 0,-1,-1,0,0,-1,-1,0
5198 031255 000 000 377
5199 031260 377 000
5200 .EVEN
5201
5202
5203 ;***** TEST 123 *****
5204 ;*ALU TEST
5205 ;*TEST OF ALU FUNCTION ADD WITH C BIT SET
5206 ;*ALU FUNCTION (A PLUS B) CODE=00
5207 ;*LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5208 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
5209 ;*****
5210 ; TEST 123
5211 ;-----
5212 TST123: MOV #123,TSTNO
5213 031262 012737 000123 001226 ;R1 CONTAINS BASE DMC11 ADDRESS
5214 031270 012737 031436 001216 ;MASTER CLEAR DMC11
5215 031276 012737 031330 001220 ;MEM + SP ADDRESS
5216 MOV #16,LOCK ;POINTER TO CORRECT DATA
5217 031304 104412 MSTCLR ;LOAD 8 WORDS OF MAIN MEMORY
5218 031306 005000 CLR R0 ;POINTER TO DATA
5219 031310 012702 031426 MOV #58,R2 ;LOAD 8 WORDS OF SP
5220 031314 004737 034664 JSR PC,MEMLD ;POINTER TO DATA
5221 031320 035010 MEMDAT ;LOAD 8 WORDS OF SP
5222 031322 004737 034720 JSR PC,SPLD ;POINTER TO DATA
5223 031326 035020 SPDAT ;SET C BIT!
5224 031330 004737 034776 JSR PC,SETC ;CLEAR ADDRESS FIELD OF INSTRUCTION
5225 031334 042737 000017 031350 BIC #17,28 ;ADD ADDRESS TO INSTRUCTION
5226 031342 050037 031350 BIS R0,28 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5227 031346 104414 ROMCLK ;LOAD MAR
5228 031350 010000 010000 BIC #17,38 ;CLEAR ADDRESS OF INSTRUCTION
5229 031352 042737 000017 031366 BIS R0,38 ;ADD ADDRESS TO INSTRUCTION
5230 031360 050037 031366 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5231 031364 104414 040400<00*20> ;BR _ ADD
5232 031366 040400 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5233 031370 104414 61224 ;MOVE BR TO PORT4
5234 031372 061224 MOVB (R2),R5 ;PUT "EXPECTED" IN R5
5235 031374 111205 MOVB 4(R1),R4 ;PUT "FOUND" IN R4
5236 031376 116104 000004 CMPB R5,R4 ;DATA CORRECT?
5237 031402 120504 BEQ 48 ;BR IF YES
5238 031404 001401 HLT 15 ;ALU ERROR
5239 031406 104015 SCOPI ;SW09=1?
5240 031410 104401 INC R2 ;NEXT DATA
5241 031412 005202 INC R0 ;NEXT ADDRESS
5242 031414 005200 CMP #10,R0 ;DONE YET?
5243 031416 022700 000010 BNE 18 ;BR IF NO
5244 031422 001342 SCOPE ;SCOPE THIS TEST
5245 031424 104400 .BYTE 0,-1,-1,376,252,-1,-1,124
5246 031426 000 377 377
5247 031431 376 252 377
5248 031434 377 124
```



```

5361 031774 012737 032142 001216 MOV #TST127, NEXT
5362 032002 012737 032034 001220 MOV #18, LOCK
5363 ;R1 CONTAINS BASE DMC11 ADDRESS
5364 032010 104412 MSTCLR ;MASTER CLEAR DMC11
5365 032012 005000 CLR R0 ;MEM + SP ADDRESS
5366 032014 012702 032132 MOV #58, R2 ;POINTER TO CORRECT DATA
5367 032020 004737 034664 JSR PC, MEMLD ;LOAD 8 WORDS OF MAIN MEMORY
5368 032024 035010 MFM DAT ;POINTER TO DATA
5369 032026 004737 034720 JSR PC, SPLD ;LOAD 8 WORDS OF SP
5370 032032 035020 SP DAT ;POINTER TO DATA
5371 032034 004737 034776 JSR PC, SETC ;SET C BIT!
5372 032040 042737 000017 032054 HLT #17, 28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
5373 032046 050037 032054 RTS R0, 28 ;ADD ADDRESS TO INSTRUCTION
5374 032052 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5375 032054 010000 O10000 ;LOAD MAP
5376 032056 042737 000017 032072 BIC #17, 38 ;CLEAR ADDRESS OF INSTRUCTION
5377 032064 050037 032072 BIS R0, 38 ;ADD ADDRESS TO INSTRUCTION
5378 032070 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5379 032072 040420 38: 040400<01*20> ;BR - ADD W/C
5380 032074 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5381 032076 061224 61224 ;MOVE BR TO PORT4
5382 032100 111205 MOVB (R2), R5 ;PUT "EXPECTED" IN R5
5383 032102 116104 000004 MOVB 4(R1), R4 ;PUT "FOUND" IN R4
5384 032106 120504 CMPB R5, R4 ;DATA CORRECT?
5385 032110 001401 BEQ 48 ;BR IF YES
5386 032112 104015 HLT 15 ;ALU ERROR
5387 032114 104401 48: SCOP1 ;$W09=1?
5388 032116 005202 INC R2 ;NEXT DATA
5389 032120 005200 INC R0 ;NEXT ADDRESS
5390 032122 022700 000010 CMP #10, R0 ;DONE YET?
5391 032126 001342 BNE 18 ;BR IF NO
5392 032130 104400 SCOPE ;SCOPE THIS TEST
5393 032132 001 000 000 58: .BYTE 1,0,0,-1,253,0,0,125
5394 032135 377 253 000
5395 032140 000 125
5396 ;EVEN
5397
5398
5399 ;***** TEST 127 *****
5400 ;ALU TEST
5401 ;TEST OF ALU FUNCTION SUB W/C WITH C BIT SET
5402 ;ALU FUNCTION (A-B-C) CODE=2
5403 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5404 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
5405 ;*****
5406
5407 ; TEST 127
5408 ;-----
5409 032142 012737 000127 001226 TST127: MOV #127, TSTNO
5410 032150 012737 032316 001216 MOV #TST130, NEXT
5411 032156 012737 032210 001220 MOV #18, LOCK
5412 ;R1 CONTAINS BASE DMC11 ADDRESS
5413 032164 104412 MSTCLR ;MASTER CLEAR DMC11
5414 032166 005000 CLR R0 ;MEM + SP ADDRESS
5415 032170 012702 032306 MOV #58, R2 ;POINTER TO CORRECT DATA
5416 032174 004737 034664 JSP PC, MEMLD ;LOAD 8 WORDS OF MAIN MEMORY

```

```

5417 032200 035010 MEM DAT ;POINTER TO DATA
5418 032202 004737 034720 JSR PC, SPLD ;LOAD 8 WORDS OF SP
5419 032206 035020 SP DAT ;POINTER TO DATA
5420 032210 004737 034776 18: JSR PC, SETC ;SET C BIT!
5421 032214 042737 000017 032230 HLT #17, 28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
5422 032222 050037 032230 BIS R0, 28 ;ADD ADDRESS TO INSTRUCTION
5423 032226 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5424 032230 010000 O10000 ;LOAD MAP
5425 032232 042737 000017 032246 BIC #17, 38 ;CLEAR ADDRESS OF INSTRUCTION
5426 032240 050037 032246 BIS R0, 38 ;ADD ADDRESS TO INSTRUCTION
5427 032244 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5428 032246 040440 38: 040400<2*20> ;RR - SUB W/C
5429 032250 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5430 032252 061224 61224 ;MOVE BR TO PORT4
5431 032254 111205 MOVB (R2), R5 ;PUT "EXPECTED" IN R5
5432 032256 116104 000004 MOVB 4(R1), R4 ;PUT "FOUND" IN R4
5433 032262 120504 CMPB R5, R4 ;DATA CORRECT?
5434 032264 001401 BEQ 48 ;BR IF YES
5435 032266 104015 HLT 15 ;ALU ERROR
5436 032270 104401 48: SCOP1 ;$W09=1?
5437 032272 005202 INC R2 ;NEXT DATA
5438 032274 005200 INC R0 ;NEXT ADDRESS
5439 032276 022700 000010 CMP #10, R0 ;DONE YET?
5440 032302 001342 BNE 18 ;BR IF NO
5441 032304 104400 SCOPE ;SCOPE THIS TEST
5442 032306 000 001 377 58: .BYTE 0,1,-1,0,0,253,125,0
5443 032311 000 000 253
5444 032314 125 000
5445 ;EVEN
5446
5447
5448 ;***** TEST 130 *****
5449 ;ALU TEST
5450 ;TEST OF ALU FUNCTION INC A WITH C BIT SET
5451 ;ALU FUNCTION (A PLUS 1) CODE=3
5452 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5453 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
5454 ;*****
5455
5456 ; TEST 130
5457 ;-----
5458 032316 012737 000130 001226 TST130: MOV #130, TSTNO
5459 032324 012737 032472 001216 MOV #TST131, NEXT
5460 032332 012737 032364 001220 MOV #18, LOCK
5461 ;R1 CONTAINS BASE DMC11 ADDRESS
5462 032340 104412 MSTCLR ;MASTER CLEAR DMC11
5463 032342 005000 CLR R0 ;MEM + SP ADDRESS
5464 032344 012702 032462 MOV #58, R2 ;POINTER TO CORRECT DATA
5465 032350 004737 034664 JSR PC, MEMLD ;LOAD 8 WORDS OF MAIN MEMORY
5466 032354 035010 MFM DAT ;POINTER TO DATA
5467 032356 004737 034720 JSR PC, SPLD ;LOAD 8 WORDS OF SP
5468 032362 035020 SP DAT ;POINTER TO DATA
5469 032364 004737 034776 18: JSR PC, SETC ;SET C BIT!
5470 032370 042737 000017 032404 BIC #17, 28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
5471 032376 050037 032404 BIS R0, 28 ;ADD ADDRESS TO INSTRUCTION
5472 032402 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

```

5473 032404 010000          28: 010000          ;LOAD MAR
5474 032406 042737 000017 032422  BIC #17,38          ;CLEAR ADDRESS OF INSTRUCTION
5475 032414 050037 032422          RTS R0,38          ;ADD ADDRESS TO INSTRUCTION
5476 032420 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5477 032422 040460          38: 040400<3*20>    ;BR - INC A
5478 032424 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5479 032426 061224          61224          ;MOVE BR TO PORT4
5480 032430 11205          MOVBR (R2),R5      ;PUT "EXPECTED" IN R5
5481 032432 116104 000004      MOVBR 4(R1),R4     ;PUT "FOUND" IN R4
5482 032436 120504          CMPB R5,R4        ;DATA CORRECT?
5483 032440 001401          BEQ 48            ;BR IF YES
5484 032442 104015          HLT 15           ;ALU ERROR
5485 032444 104401          48: SCOP1          ;SW09=1?
5486 032446 005202          INC R2           ;NEXT DATA
5487 032450 005200          INC R0           ;NEXT ADDRESS
5488 032452 022700 000010      CMP #10,R0        ;DONE YET?
5489 032456 001342          BNE 18          ;BR IF NO
5490 032460 104400          SCOPE           ;SCOPE THIS TEST
5491 032462 001 000 000      ,BYTE 1,1,0,0,126,126,253,253
5492 032465 000 126 126
5493 032470 253 253
,EVEN
;***** TEST 131 *****
;ALU TEST
;TEST OF ALU FUNCTION 2A WITH C BIT SET
;ALU FUNCTION (A PLUS A) CODE=5
;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
;PERFORM THE FUNCTION, VERIFY THE RESULTS
;*****
; TEST 131
;-----
5507 032472 012737 000131 001226  TST131: MOV #131,TSTNO
5508 032500 012737 032646 001216      MOV #TST132,NEXT
5509 032506 012737 032540 001220      MOV #18,LOCK
5510
5511 032514 104412          MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
5512 032516 005000          CLR R0          ;MASTER CLEAR DMC11
5513 032520 012702 032636      MOV #58,R2      ;MEM + SP ADDRESS
5514 032524 004737 034664      JSR PC,MEMLD   ;POINTER TO CORRECT DATA
5515 032530 035010          MEMDAT         ;LOAD 8 WORDS OF MAIN MEMORY
5516 032532 004737 034720      JSR PC,SPLD    ;POINTER TO DATA
5517 032536 035020          SPDAT         ;LOAD 8 WORDS OF SP
5518 032540 004737 034776      JSR PC,SETC    ;POINTER TO DATA
5519 032544 042737 000017 032560      BIC #17,28      ;SET C BIT
5520 032552 050037 032560      BIC #17,28      ;CLEAR ADDRESS FIELD OF INSTRUCTION
5521 032556 104414          RTS R0,28      ;ADD ADDRESS TO INSTRUCTION
5522 032560 010000          ROMCLK         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5523 032562 042737 000017 032576      28: 010000          ;LOAD MAR
5524 032570 050037 032576      BIC #17,38      ;CLEAR ADDRESS OF INSTRUCTION
5525 032574 104414          RTS R0,38      ;ADD ADDRESS TO INSTRUCTION
5526 032576 040520          ROMCLK         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5527 032600 104414          38: 040400<5*20> ;BR - 2A
5528 032602 061224          ROMCLK         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5529 032604 11205          61224          ;MOVE BR TO PORT4

```

```

5529 032604 11205          MOVBR (R2),R5      ;PUT "EXPECTED" IN R5
5530 032606 116104 000004      MOVBR 4(R1),R4     ;PUT "FOUND" IN R4
5531 032612 120504          CMPB R5,R4        ;DATA CORRECT?
5532 032614 001401          BEQ 48            ;BR IF YES
5533 032616 104015          HLT 15           ;ALU ERROR
5534 032620 104401          48: SCOP1          ;SW09=1?
5535 032622 005202          INC R2           ;NEXT DATA
5536 032624 005200          INC R0           ;NEXT ADDRESS
5537 032626 022700 000010      CMP #10,R0        ;DONE YET?
5538 032632 001342          BNE 18          ;BR IF NO
5539 032634 104400          SCOPE           ;SCOPE THIS TEST
5540 032636 000 000 376      ,BYTE 0,0,376,376,252,252,124,124
5541 032641 376 252 252
5542 032644 124 124
,EVEN
;***** TEST 132 *****
;ALU TEST
;TEST OF ALU FUNCTION A PLUS C WITH C BIT SET
;ALU FUNCTION (A PLUS C) CODE=4
;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
;PERFORM THE FUNCTION, VERIFY THE RESULTS
;*****
; TEST 132
;-----
5556 032646 012737 000132 001226  TST132: MOV #132,TSTNO
5557 032654 012737 033022 001216      MOV #TST133,NEXT
5558 032662 012737 032714 001220      MOV #18,LOCK
5559
5560 032670 104412          MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
5561 032672 005000          CLR R0          ;MASTER CLEAR DMC11
5562 032674 012702 033012      MOV #58,R2      ;MEM + SP ADDRESS
5563 032700 004737 034664      JSR PC,MEMLD   ;POINTER TO CORRECT DATA
5564 032704 035010          MEMDAT         ;LOAD 8 WORDS OF MAIN MEMORY
5565 032706 004737 034720      JSR PC,SPLD    ;POINTER TO DATA
5566 032712 035020          SPDAT         ;LOAD 8 WORDS OF SP
5567 032714 004737 034776      JSR PC,SETC    ;POINTER TO DATA
5568 032720 042737 000017 032734      BIC #17,28      ;SET C BIT
5569 032726 050037 032734      BIC #17,28      ;CLEAR ADDRESS FIELD OF INSTRUCTION
5570 032732 104414          RTS R0,28      ;ADD ADDRESS TO INSTRUCTION
5571 032734 010000          ROMCLK         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5572 032736 042737 000017 032752      28: 010000          ;LOAD MAR
5573 032744 050037 032752      BIC #17,38      ;CLEAR ADDRESS OF INSTRUCTION
5574 032750 104414          RTS R0,38      ;ADD ADDRESS TO INSTRUCTION
5575 032752 040500          ROMCLK         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5576 032754 104414          38: 040400<4*20> ;BR - A PLUS C
5577 032756 061224          ROMCLK         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5578 032760 11205          61224          ;MOVE BR TO PORT4
5579 032762 116104 000004      MOVBR (R2),R5      ;PUT "EXPECTED" IN R5
5580 032766 120504          MOVBR 4(R1),R4     ;PUT "FOUND" IN R4
5581 032770 001401          CMPB R5,R4        ;DATA CORRECT?
5582 032772 104015          BEQ 48            ;BR IF YES
5583 032774 104015          HLT 15           ;ALU ERROR
5584 032776 005202          48: SCOP1          ;SW09=1?
5585 032778 005202          INC R2           ;NEXT DATA

```

```

5585 033000 005200      INC    R0      ;NEXT ADDRESS
5586 033002 022700      CMP    #10,R0 ;DONE YET?
5587 033006 001342      BNE   18      ;BR IF NO
5588 033010 104400      SCOPE ;SCOPE THIS TEST
5589 033012 001      001      000      55: ,RYTE 1,1,0,0,126,126,253,253
5590 033015 000      126      126
5591 033020 253      253
5592 ,EVEN
5593
5594
5595 ;***** TEST 133 *****
5596 ;ALU TEST
5597 ;TEST OF ALU FUNCTION 2'S COMP SUB WITH C BIT SET
5598 ;ALU FUNCTION (A-B-1) CODE=17
5599 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5600 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
5601 ;*****
5602
5603 ; TEST 133
5604 ;-----
5605 033022 012737 000133 001226 TST133: MOV    #133,TSTNO
5606 033030 012737 033176 001216 MOV    #TST134,NEXT
5607 033036 012737 033070 001220 MOV    #18,LOCK
5608
5609 033044 104412      MSTRCLR ;R1 CONTAINS BASE DMC11 ADDRESS
5610 033046 005000      CLR    R0      ;MASTER CLEAR DMC11
5611 033050 012702      MOV    #58,R2 ;MEM + SP ADDRESS
5612 033054 004737      JSR   PC,MEMLD ;POINTER TO CORRECT DATA
5613 033060 035010      MEMDAT ;LOAD 8 WORDS OF MAIN MEMORY
5614 033062 004737      JSR   PC,SPLD ;POINTER TO DATA
5615 033066 035020      SPDAT ;LOAD 8 WORDS OF SP
5616 033070 004737      JSR   PC,SETC ;POINTER TO DATA
5617 033074 042737      BIC   #17,28 ;SET C BIT
5618 033078 050037      BIS   R0,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
5619 033082 104414      ROMCLK ;ADD ADDRESS TO INSTRUCTION
5620 033110 010000      010000 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5621 033112 042737      BIC   #17,38 ;LOAD MAR
5622 033120 050037      BIS   R0,38 ;CLEAR ADDRESS OF INSTRUCTION
5623 033124 104414      ROMCLK ;ADD ADDRESS TO INSTRUCTION
5624 033126 040760      040400<17*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5625 033130 104414      ROMCLK ;LOAD MAR
5626 033132 061224      61224 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5627 033134 111205      MOVB  (R2),R5 ;MOVE BR TO PORT4
5628 033136 116104      MOVB  4(R1),R4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5629 033142 120504      CMPB  R5,R4 ;PUT "EXPECTED" IN R5
5630 033144 001401      BEQ   48 ;PUT "FOUND" IN R4
5631 033146 104015      HLT   15 ;DATA CORRECT?
5632 033150 104401      SCOP1 ;BR IF YES
5633 033152 005202      INC   R2 ;ALU ERROR
5634 033154 005200      INC   R0 ;SW09=1?
5635 033156 022700      CMP   #10,R0 ;NEXT DATA
5636 033162 001342      BNE   18 ;NEXT ADDRESS
5637 033164 104400      SCOPE ;DONE YET?
5638 033166 377      000      376      58: ,RYTE -1,0,376,-1,-1,252,124,-1
5639 033171 377      377      252
5640 033174 124      377

```

```

5641 ,EVEN
5642
5643
5644 ;***** TEST 134 *****
5645 ;ALU TEST
5646 ;TEST OF ALU FUNCTION DEC A WITH C BIT SET
5647 ;ALU FUNCTION (A-1) CODE=7
5648 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5649 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
5650 ;*****
5651
5652 ; TEST 134
5653 ;-----
5654 033176 012737 000134 001226 TST134: MOV    #134,TSTNO
5655 033204 012737 033352 001216 MOV    #TST135,NEXT
5656 033212 012737 033244 001220 MOV    #18,LOCK
5657
5658 033220 104412      MSTRCLR ;R1 CONTAINS BASE DMC11 ADDRESS
5659 033222 005000      CLR    R0      ;MASTER CLEAR DMC11
5660 033224 012702      MOV    #58,R2 ;MEM + SP ADDRESS
5661 033230 004737      JSR   PC,MEMLD ;POINTER TO CORRECT DATA
5662 033234 035010      MEMDAT ;LOAD 8 WORDS OF MAIN MEMORY
5663 033236 004737      JSR   PC,SPLD ;POINTER TO DATA
5664 033242 035020      SPDAT ;LOAD 8 WORDS OF SP
5665 033244 004737      JSR   PC,SETC ;POINTER TO DATA
5666 033250 042737      BIC   #17,28 ;SET C BIT
5667 033256 050037      BIS   R0,28 ;CLEAR ADDRESS FIELD OF INSTRUCTION
5668 033262 104414      ROMCLK ;ADD ADDRESS TO INSTRUCTION
5669 033264 010000      010000 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5670 033266 042737      BIC   #17,38 ;LOAD MAR
5671 033274 050037      BIS   R0,38 ;CLEAR ADDRESS OF INSTRUCTION
5672 033300 104414      ROMCLK ;ADD ADDRESS TO INSTRUCTION
5673 033302 040560      040400<7*20> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5674 033304 104414      ROMCLK ;LOAD MAR
5675 033306 061224      61224 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5676 033310 111205      MOVB  (R2),R5 ;MOVE BR TO PORT4
5677 033312 116104      MOVB  4(R1),R4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5678 033316 120504      CMPB  R5,R4 ;PUT "EXPECTED" IN R5
5679 033320 001401      BEQ   48 ;PUT "FOUND" IN R4
5680 033322 104015      HLT   15 ;DATA CORRECT?
5681 033324 104401      SCOP1 ;BR IF YES
5682 033326 005202      INC   R2 ;ALU ERROR
5683 033330 005200      INC   R0 ;SW09=1?
5684 033332 022700      CMP   #10,R0 ;NEXT DATA
5685 033336 001342      BNE   18 ;NEXT ADDRESS
5686 033340 104400      SCOPE ;DONE YET?
5687 033342 377      377      376      58: ,RYTE -1,-1,376,376,124,124,251,251
5688 033345 376      376      124
5689 033350 251      251
5690 ,EVEN
5691
5692
5693 ;***** TEST 135 *****
5694 ;TEST OF PROGRAM CLOCK BIT
5695 ;WRT A MASTER CLEAR, VERIFY THAT PROGRAM CLOCK IS SET
5696 ;WRITE PROGRAM CLOCK BIT TO A ONE, VERIFY THAT IT CLEARS,

```

```

5697
5698
5699
5700
5701
5702 033352 012737 000135 001226 TST135: MOV #135,TSTNO
5703 033360 012737 033532 001216 MOV #TST136,NEXT
5704
5705 033366 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
5706 033370 005037 001416 CLR TEMP ;MASTER CLEAR DMC11
5707 033374 005037 001246 CLR TEMP1 ;PREPARE FOR
5708 033400 012702 000011 MOV #11,R2 ;DELAY
5709 033404 012761 000020 000004 13: MOV #20,4(R1) ;SAVE FOR TYPEOUT
5710 033412 152761 000002 000001 BLSB #BIT1,1(P1) ;LOAD PORT 4
5711 033420 012761 121111 000006 MOV #121111,6(R1) ;SET ROMI
5712 033426 152761 000003 000001 BLSB #BIT1,BIT0,1(R1) ;SET CLOCK BIT
5713 033434 012761 121224 000006 MOV #121224,6(R1) ;LOAD NEXT INSTRUCTION
5714 033442 152761 000003 000001 BLSB #BIT1,BIT0,1(R1) ;READ CLOCK BIT
5715 033450 142761 000003 000001 BICS #BIT1,BIT0,1(R1) ;CLEAR MAINT BITS
5716 033456 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
5717 033462 005005 CLR R5 ;PUT "EXPECTED" IN R5
5718 033464 120504 CMPB R5,R4 ;IS PGM CLOCK CLEAR?
5719 033466 001401 BEQ 28
5720 033470 104016 HLT 16 ;ERROR, PGM CLOCK IS NOT CLEAR
5721 033472
5722 033472 104414 28: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5723 033474 121224 121224 ;PORT4_LU11
5724 033476 122761 000020 000004 CMPB #20,4(R1) ;IS PGM CLOCK SET?
5725 033504 001411 BEQ 38 ;BR IF YES
5726 033506 005237 001416 INC TEMP ;INCREMENT DELAY
5727 033512 005437 001246 ADC TEMP1 ;INCREMENT DELAY
5728 033516 022737 000006 001246 CMP #6,TEMP1 ;IS DELAY DONE
5729 033524 001362 BNE 28 ;BR IF NO
5730 033526 104016 HLT 16 ;ERROR PGM CLOCK NOT SET
5731 033530 104400 36: SCOPE ;SCOPE THIS TEST
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751 033532 012737 000136 001226 TST136: MOV #136,TSTNO
5752 033540 012737 033724 001216 MOV #TST137,NEXT

```

```

;AND THEN SETS SOME TIME LATER
;*****
; TEST 135
;-----
;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;PREPARE FOR
;DELAY
;SAVE FOR TYPEOUT
;LOAD PORT 4
;SET ROMI
;SEL6 = INSTRUCTION
;SET CLOCK BIT
;LOAD NEXT INSTRUCTION
;READ CLOCK BIT
;CLEAR MAINT BITS
;PUT "FOUND" IN R4
;PUT "EXPECTED" IN R5
;IS PGM CLOCK CLEAR?
;ERROR, PGM CLOCK IS NOT CLEAR
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4_LU11
;IS PGM CLOCK SET?
;BR IF YES
;INCREMENT DELAY
;INCREMENT DELAY
;IS DELAY DONE
;BR IF NO
;ERROR PGM CLOCK NOT SET
;SCOPE THIS TEST

```

```

;***** TEST 136 *****
;FORCE POWER FAIL TEST
;SET FORCE POWER FAIL BIT VERIFY THAT PROCESSOR TRAPS TO 24
;GOING DOWN AND COMING UP, VERIFY ALSO THAT BUS INIT WAS
;BLOCKED FROM GETTING TO THE DMC DURING THE POWER FAIL
;THIS TEST MAY HANG ON SOME PROCESSORS IF AN M9301 IS PRESENT,
;TO AVOID HANGING SW02 (POWER ON REBOOT ENABLE) ON THE M9301
;MUST BE IN THE OFF POSITION, THIS TEST WILL ALSO FAIL IF THE
;CPU POWER FAIL VECTOR IS SET TO ANY LOCATION OTHER THAN 24.
;IF THIS TEST HANGS OR FAILS DUE TO EITHER REASON ABOVE THE
;FOLLOWING PATCH MAY BE INSTALLED TO SKIP THIS TEST:
;*
;* LOC 33362 WAS 33532 SB 33724
;*****

```

```

5753
5754 033546 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
5755 033550 005037 001416 CLR TEMP ;MASTER CLEAR DMC11
5756 033554 013746 000024 MOV #24,-(SP) ;PREPARE FOR DELAY
5757 033560 012737 033624 MOV #18,0#24 ;STORE POWER FAIL ADDRESS
5758 033566 012761 000002 000004 MOV #2,4(R1) ;SET UP FOR FORCE POWER FAIL
5759 033574 012711 001000 MOV #BIT9,(R1) ;LOAD PORT4
5760 033600 012761 121111 000006 MOV #121111,6(R1) ;SET ROMI
5761 033606 012711 001400 MOV #BIT9,BIT8,(R1) ;LOAD INSTRUCTION
5762 033612 005237 001416 56: INC TEMP ;CLOCK INSTRUCTION
5763 033616 001375 BNE 56 ;WAIT FOR POWER FAIL
5764 033620 104017 HLT 17 ;BR IF DELAY NOT DONE
5765 033622 000426 BR 48 ;ERROR, NO POWER FAIL
5766 033624 012737 033642 000024 18: MOV #18,0#24 ;POWER UP ADDRESS
5767 033632 010637 033640 MOV SP,28 ;STORE STACK
5768 033636 000000 HALT 0 ;WAIT FOR POWER UP SEQUENCE
5769 033640 000000
5770 033642 013706 033640 28: MOV 28,SP
5771 033646 022626 38: POP2SP ;RESTORE STACK
5772 033650 012637 000024 MOV (SP)+,0#24 ;POP STACK TWICE
5773 033654 022737 005336 000024 CMP #,PFAIL,0#24 ;RESTORE TRUE POWER FAIL ADDRESS
5774 033662 001406 BEQ 48 ;IS IT CORRECT?
5775 033664 104017 HLT 17 ;BR IF YES
5776 033666 012737 005336 000024 MOV #,PFAIL,0#24 ;ERROR, STACK IS INCORRECT
5777 033674 012706 001200 MOV #STACK,SP ;RESTORE TRUE POWER FAIL ADDRESS
5778 033700 012711 003000 48: MOV #BIT9,BIT10,(R1) ;RESTORE STACK
5779 033704 012705 121111 MOV #121111,R5 ;SEL6 = MAINT IR
5780 033710 016104 000004 MOV 4(R1),R4 ;R5 = EXPECTED
5781 033714 020504 CMP R5,R4 ;R4 = FOUND
5782 033716 001401 BEQ ,+4 ;MAINT IR SHOULD = 12111
5783 033720 104025 HLT 25 ;BR IF OK
5784
5785
5786 033722 104400 SCOPE ;IF = 0 THEN BUS INIT WAS
5787 ;NOT BLOCKED FROM CLEARING
5788 ;THE DMC-11
5789 ;SCOPE THIS TEST
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800 033724 012737 000137 001226 TST137: MOV #137,TSTNO
5801 033732 012737 003364 001216 MOV #,EOP,NEXT
5802
5803 033740 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
5804 033742 005002 CLR R2 ;MASTER CLEAR DMC11
5805 033744 042737 000017 033770 BIC #17,28 ;R2 IS INDEX REGISTER
5806 033752 156237 034564 033770 BLSB #308,(R2),28 ;CLEAR ADDRESS FIELD
5807 033760 116261 034572 000004 MOV#R 318,(R2),4(R1) ;ADD IBUS# REG ADDRESS TO INSTRUCTION
5808 033766 104414 ROMCLK ;LOAD PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

```

;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;PREPARE FOR DELAY
;STORE POWER FAIL ADDRESS
;SET UP FOR FORCE POWER FAIL
;LOAD PORT4
;SET ROMI
;LOAD INSTRUCTION
;CLOCK INSTRUCTION
;WAIT FOR POWER FAIL
;BR IF DELAY NOT DONE
;ERROR, NO POWER FAIL
;POWER UP ADDRESS
;STORE STACK
;WAIT FOR POWER UP SEQUENCE
;
;RESTORE STACK
;POP STACK TWICE
;RESTORE TRUE POWER FAIL ADDRESS
;IS IT CORRECT?
;BR IF YES
;ERROR, STACK IS INCORRECT
;RESTORE TRUE POWER FAIL ADDRESS
;RESTORE STACK
;SEL6 = MAINT IR
;R5 = EXPECTED
;R4 = FOUND
;MAINT IR SHOULD = 12111
;BR IF OK
;IF = 0 THEN BUS INIT WAS
;NOT BLOCKED FROM CLEARING
;THE DMC-11
;SCOPE THIS TEST

```

```

;***** TEST 137 *****
;MICRO-PROCESSOR NOISE TEST
;WRITE ALL ZERO'S THEN ALL ONE'S THEN A DATA PATTERN
;TO THE IBUS* AND IBUS REGISTERS AND TO THE SP AND MAIN MEM
;THEN GO BACK AND READ THE DATA PATTERNS TO VERIFY THAT
;READING AND WRITING OF OTHER LOCATIONS AND REGISTERS
;DID NOT CHANGE THE DATA.
;*****

```

```

; TEST 137
;-----
;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;R2 IS INDEX REGISTER
;CLEAR ADDRESS FIELD
;ADD IBUS# REG ADDRESS TO INSTRUCTION
;LOAD PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

```

5809 033770 121100 28: 121100 ;WRITE IBUS* REGISTER
5810 033772 005202 INC R2 ;INC INDEX REGISTER
5811 033774 027702 000005 CMP #5,R2 ;DONE YET?
5812 034000 001361 BNE R4 ;BR IF NO
5813 034002 005002 CLR R2 ;R2 IS IBUS REGISTER ADDRESS
5814 034004 042737 000017 034050 35: BIC #17,48 ;CLEAR ADDRESS FIELD OF INSTRUCTIONS
5815 034012 042737 000017 034062 BIC #17,68
5816 034020 042737 000017 034072 BIC #17,68
5817 034026 050237 034050 BIS R2,48 ;ADD IBUS REG ADDRESS TO INSTRUCTION
5818 034032 050237 034062 BIS R2,58
5819 034036 050237 034072 BIS R2,68
5820 034042 105061 000004 CLRB 4(R1) ;CLEAR PORT4
5821 034046 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5822 034050 121100 46: 121100 ;WRITE 0 TO IBUS REG
5823 034052 112761 000377 000004 MOV# #377,4(R1) ;LOAD PORT4
5824 034060 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5825 034062 121100 58: 121100 ;WRITE ALL ONES TO IBUS REG
5826 034064 110261 000004 MOV# R2,4(R1) ;LOAD PORT4
5827 034070 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5828 034072 121100 68: 121100 ;WRITE ITS OWN ADDRESS TO IBUS REG
5829 034074 005202 INC R2 ;NEXT ADDRESS
5830 034076 022702 000010 CMP #10,R2 ;DONE YET?
5831 034102 001340 BNE 38 ;BR IF NO
5832 034104 005002 CLR R2 ;START AT SP ADDRESS 0
5833 034106 042737 000017 034152 78: BIC #17,88 ;CLEAR ADDRESS FIELD
5834 034114 042737 000017 034164 BIC #17,98
5835 034122 042737 000017 034174 BIC #17,108
5836 034130 050237 034152 BIS R2,88 ;ADD ADDRESS TO INSTRUCTION
5837 034134 050237 034164 BIS R2,98
5838 034140 050237 034174 BIS R2,108
5839 034144 105061 000004 CLRB 4(R1) ;CLEAR PORT4
5840 034150 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5841 034152 123100 88: 123100 ;WRITE ZERO TO SP
5842 034154 112761 000377 000004 MOV# #377,4(P1) ;LOAD PORT4
5843 034162 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5844 034164 123100 98: 123100 ;WRITE ALL ONES TO SP
5845 034166 110261 000004 MOV# R2,4(R1) ;LOAD PORT4
5846 034172 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5847 034174 123100 108: 123100 ;WRITE SP ADDRESS TO ITSELF
5848 034176 005202 INC R2 ;NEXT SP ADDRESS
5849 034200 022702 000020 CMP #20,R2 ;DONE YET?
5850 034204 001340 BNE 78 ;BR IF NO
5851 034206 005002 CLR R2 ;R2 = MAIN MEM ADDRESS
5852 034210 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5853 034212 010000 010000 118: 010000 ;MAR = 0
5854 034214 105061 000004 CLRB 4(R1) ;CLEAR PORT4
5855 034220 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5856 034222 122500 122500 ;WRITE ZEROS TO MEM
5857 034224 112761 000377 000004 MOV# #377,4(R1) ;LOAD PORT4
5858 034232 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5859 034234 122500 122500 ;WRITE ONES TO MEM
5860 034236 110261 000004 MOV# R2,4(R1) ;LOAD PORT4
5861 034242 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5862 034244 136500 136500 ;WRITE TO MEM IT OWN ADDRESS
5863 034246 005202 INC R2 ;NEXT MEM ADDRESS
5864 034250 022702 000400 CMP #400,R2 ;DONE YET?

```

```

5865 034254 001357 BNE 118 ;BR IF NO
5866
5867 ;NOW GO BACK AND READ EVERYTHING
5868
5869 034256 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5870 034260 010000 010000 ;MAR_0
5871 034262 032737 100000 001366 BIT #BIT15,STAT1 ;DMC7
5872 034270 001402 BEQ ,+6 ;BR IF YES
5873 034272 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5874 034274 004000 4000 ;MAR HI = 0 (KMC ONLY)
5875 034276 005000 CLR R0 ;R0 IS INDEX REGISTER
5876 034300 042737 000360 034336 128: BIC #360,138 ;CLEAR ADDRESS FIELD
5877 034306 116002 034564 MOV# 308(R0),R2 ;R2 = IBUS* ADDRESS
5878 034312 010203 MOV R2,R3 ;PUT IBUS* ADDRESS IN R3
5879 034314 006303 ASL R3 ;SHIFT ADDRESS TO BITS 4-7
5880 034316 006303 ASL R3
5881 034320 006303 ASL R3
5882 034322 006303 ASL R3
5883 034324 005000 BIS R3,138 ;ADD ADDRESS TO INSTRUCTION
5884 034330 116005 034572 MOV# 318(R0),R5 ;R5 = "EXPECTED"
5885 034334 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5886 034336 121004 121004 138: 121004 ;PORT4 = IBUS* REGISTER
5887 034340 016104 000004 MOV 4(R1),R4 ;R4 = "FOUND"
5888 034344 120504 CMP# R5,R4 ;IBUS* CONTENTS OK?
5889 034346 001401 BEQ ,+4 ;BR IF YES
5890 034350 104004 HLT 4 ;IBUS* DATA ERROR
5891 034352 005200 INC R0 ;INC COUNTER
5892 034354 027700 000005 CMP #5,R0 ;DONE YET?
5893 034360 001347 BNE 128 ;BR IF NO
5894 034362 005002 CLR R2 ;R2 = IBUS REG ADDRESS
5895 034364 042737 000360 034414 148: BIC #360,158 ;CLEAR ADDRESS FIELD OF INSTRUCTION
5896 034372 010203 MOV R2,R3 ;R3 = IBUS ADDRESS
5897 034374 006303 ASL R3 ;SHIFT ADDRESS TO BITS 4-7
5898 034376 006303 ASL R3
5899 034400 006303 ASL R3
5900 034402 006303 ASL R3
5901 034404 050337 034414 BIS R3,158 ;ADD ADDRESS TO INSTRUCTION
5902 034410 010205 MOV R2,R5 ;R5 = "EXPECTED"
5903 034412 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5904 034414 021004 021004 158: 021004 ;PORT4 = IBUS REG
5905 034416 016104 000004 MOV 4(R1),R4 ;R4 = "FOUND"
5906 034422 120504 CMP# R5,R4 ;IBUS CONTENTS OK?
5907 034424 001401 BEQ ,+4 ;BR IF YES
5908 034426 104005 HLT 5 ;IBUS DATA ERROR
5909 034430 005202 INC R2 ;NEXT IBUS REGISTER
5910 034432 022702 000010 CMP #10,R2 ;DONE YET?
5911 034436 001352 BNE 148 ;BR IF NO
5912 034440 005002 CLR R2 ;R2 = SP ADDRESS
5913 034442 042737 000017 034456 168: BIC #17,178 ;CLEAR ADDRESS FIELD OF INSTRUCTION
5914 034450 050237 034456 BIS R2,178 ;ADD ADDRESS TO INSTRUCTION
5915 034454 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5916 034456 040600 040600 178: 040600 ;R4 = SP
5917 034460 010205 MOV R2,R5 ;R5 = "EXPECTED"
5918 034462 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5919 034464 061224 061224 ;PORT4 = R5
5920 034466 016104 000004 MOV 4(P1),R4 ;R4 = "FOUND"

```



















\$RAMCL	1#	1133														
\$RCLK	1#	1136	1139	1176	1181	2491	2493	2511	2513	2547	2549	2567	2569	2602	2604	
		2620	2622	2654	2656	2672	2674	2708	2710	2728	2730	2766	2768	2790	2825	
		2827	2843	2845	2877	2879	2895	2897	2929	2931	2947	2949	2981	2983	2999	3001
		3033	3035	3051	3053	3085	3087	3103	3105	3137	3139	3155	3157	3189	3191	3207
		3209	3243	3251	3269	3301	3303	3319	3321	3354	3358	3360	3377	3381	3383	3421
		3425	3427	3445	3447	3480	3508	3544	3584	3621	3653	3657	3659	3689	3722	3730
		3732	3766	3768	3795	3798	3801	3830	3833	3836	3876	3919	3922	3924	3926	3960
		3963	3965	3967	4001	4004	4006	4008	4023	4025	4027	4054	4058	4061	4067	4071
		4074	4104	4106	4108	4110	4149	4153	4155	4198	4202	4204	4247	4251	4253	4296
		4300	4302	4345	4349	4351	4394	4398	4400	4443	4447	4449	4492	4496	4498	4541
		4545	4547	4590	4594	4596	4639	4643	4645	4688	4692	4694	4737	4741	4743	4786
		4790	4792	4835	4839	4841	4884	4888	4890	4933	4937	4939	4982	4986	4988	5031
		5035	5037	5080	5084	5086	5129	5133	5135	5178	5182	5184	5227	5231	5233	5276
		5280	5282	5325	5329	5331	5374	5378	5380	5423	5427	5429	5472	5476	5478	5521
		5525	5527	5570	5574	5576	5619	5623	5625	5668	5672	5674	5722	5808	5821	5824
		5827	5840	5843	5846	5852	5855	5858	5861	5869	5873	5885	5903	5915	5918	5928
		5932	5935	5975	5991	5994	6011	6022	6024	6032	6034					
\$SCOPE	1#	777														
\$SIMBC	1#															
\$SOFTC	1#	1209														
\$SPF	1#	3350	3372													
\$SP1	1#	3334														
\$SP2	1#	3400														
\$TIMER	1#	4691														
\$TRPDE	1#	217	219	221	223	225	227	229	231	233	235	237	239	241	243	
\$TSTN	1#	1673	1701	1720	1762	1792	1822	1852	1892	1912	1942	1972	2002	2032	2062	
		2092	2122	2152	2192	2212	2242	2285	2328	2370	2411	2454	2479	2535	2591	2643
		2696	2754	2814	2866	2918	2970	3022	3074	3126	3178	3230	3291	3342	3408	3467
		3496	3525	3563	3606	3639	3675	3708	3747	3783	3818	3853	3908	3948	3991	4047
		4092	4133	4182	4231	4280	4329	4378	4427	4476	4525	4574	4623	4672	4721	4770
		4819	4868	4917	4966	5015	5064	5113	5162	5211	5260	5309	5358	5407	5456	5505
		5554	5603	5652	5700	5749	5798									
\$VARIA	1#	136														
\$WRFLT	1#	2249	2262	2292	2305											
\$WR46	1#	2234	2277													
\$XZ	1#	1666	1671	1695	1699	1712	1718	1754	1760	1784	1790	1814	1820	1844	1850	
		1874	1890	1904	1910	1934	1940	1964	1970	1994	2000	2024	2030	2054	2060	2084
		2090	2114	2120	2144	2150	2174	2180	2204	2210	2234	2240	2277	2283	2320	2326
		2362	2368	2403	2409	2444	2452	2471	2477	2527	2533	2583	2589	2635	2641	2687
		2694	2744	2752	2806	2812	2858	2864	2910	2916	2962	2968	3014	3020	3066	3072
		3118	3124	3170	3176	3222	3228	3283	3289	3334	3340	3400	3406	3460	3465	3489
		3494	3517	3523	3555	3561	3599	3604	3632	3637	3668	3673	3700	3706	3739	3745
		3775	3781	3810	3816	3845	3851	3901	3906	3941	3946	3983	3989	4039	4045	4085
		4090	4123	4131	4172	4180	4221	4229	4270	4278	4319	4327	4368	4376	4417	4425
		4466	4474	4515	4523	4564	4572	4613	4621	4662	4670	4711	4719	4760	4768	4809
		4817	4858	4866	4907	4915	4956	4964	5005	5013	5054	5062	5103	5111	5152	5160
		5201	5209	5250	5258	5299	5307	5348	5356	5397	5405	5446	5454	5495	5503	5544
		5552	5593	5601	5642	5650	5691	5698	5732	5747	5787	5796				

.ARS. 036522 000

ERRORS DETECTED: 0

DZDMC,DZDMC/SOL/CRF\_IPLUTL,DZDMC  
 RUN-TIME: 18 25 1 SECONDS  
 RUN-TIME RATIO: 1675/46=35.8  
 CORE USED: 27K (53 PAGES)