

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZDME-B-D
PRODUCT NAME: DDCMP MODE LINE UNIT TESTS
DATE: MAY 1977
MAINTAINER: DIAGNOSTICS
AUTHOR: FAY BASHAW

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1976, 1977 by Digital Equipment Corporation

1. ABSTRACT

The function of the DMC11 diagnostics is to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and the all operations of the DMC11 are correct in its environment.

Parameters must be set up to alert the diagnostics to the DMC11 configuration. These parameters are contained in the STATUS TABLE and are generated in two ways: 1) Manual Input - the operator answers questions, 2) Autosizing - the program determines the parameters automatically.

DZDME tests the DMC-11 Line Unit (M8201 or M8202). It performs write/read tests on the DMC Line Unit registers, it checks for proper transmitter, receiver, and BCC operation in DDCMP mode. The modem signals are also checked. DZDME requires a DMC Micro-Processor (M8200 or M8204) to run. For best diagnosis a turn-around connector should be installed, however the diagnostic will run without it (some tests are skipped).

Currently there are five off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage.

NOTE: Additional diagnostics may be added in the future.

The five diagnostics are:

1. DZDMC [REV] Basic W/R and Micro-processor tests
2. DZDME [REV] DDCMP Line unit tests
3. DZDMF [REV] BITSTUFF Line unit tests
4. DZDMG [REV] Jump and Crom tests
5. DZDMH [REV] Free-running tests (Heat test tape)

2. REQUIREMENTS

2.1 EQUIPMENT

Any PDP11 family CPU (except an LSI-11) with minimum 8K memory ASR 33 (or equivalent)

DMC11-AR with DMC11-DA or DMC11-FA or

DMC11-AL with DMC11-MA or DMC11-MD

2.2 STORAGE

Program will use all 8K of memory except where ABL and ROOTSTRAP LOADER reside. Locations 1500 thru 1640, contain the "STATUS TABLE" information which is generated at start of diagnostics by manual input (questions) or automatically (auto-sizing). This area is an overlay area and should not be altered by the operator.

3. LOADING PROCEEDURE**3.1 MFTHOD**

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK ,MAGTAPE,DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address *500

MEMORY * SIZE

4K	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

- 3.1.1 Place address of ABS loader into switch register.
(also place 'HALT' SW up)
- 3.1.2 Depress "LOAD ADDRESS" key on console and release.
- 3.1.3 Depress "START KEY" on console and release (program should now be loading into CPU)

4. STARTING PROCEDURE

- a. Set switch register to 000200
- b. Depress 'LOAD ADDRESS' key and release
- c. Set SWR to zero for 'AUTO SIZING' or SWR bit0=1 for manual input (questions) or SWR bit7=1 to use existing parameters set up by a previous start or a previously run DMC11 diagnostic.
- d. Depress 'START KEY' and release. The program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

MAP OF DMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
--	--	----	----	----
001500	160010	145310	177777	000000
001510	160020	145320	177777	000000

The program will type 'R' and proceed to run the diagnostic. The above is only an example. This would indicate the status table starting at add. 1500 in the program. In this example the table contains the information and status of two DMC11's. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. For information of status table see section 8.4 for help.

If the diagnostic was started with SW00=1 indicating manual parameter input then the following shows an example of the questions asked and some example answers:

HOW MANY DMC11'S TO BE TESTED?1

```
01
CSR ADDRESS?160010
VECTOR ADDRESS?310
BR PRIORITY LEVEL? (4,5,6,7)?5
DOES MICRO-PROCESSOR HAVE CRAM? (Y OR N)N
WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF
M8202 TYPE "2"?1
IS THE LOOP BACK CONNECTOR ON?Y
SWITCH PAC#1 (DDCMP LINE#)?377
SWITCH PAC#2 (BM873 BOOT ADD)?377
```

Following the questions the status map is printed out as described above, the information in the map reflects the answers to the questions. If the diagnostic was started with SW00=0 and SW07=0 (AUTO-SIZING) then no questions are asked and only the status-map is printed out. If AUTO-SIZING is used the status information must be verified to be correct (match the hardware). If it does not match the hardware the diagnostic must be restarted with SW00=1 and the questions answered.

4.1 CONTROL SWITCH SETTINGS

SW 15 Set: Halt on error
SW 14 Set: Loop on current test
SW 13 Set: Inhibit error print out
SW 12 Set: Inhibit type out/abell on error.
SW 11 Set: Inhibit iterations. (quick pass)
SW 10 Set: Escape to next test on error
SW 09 Set: Loop with current data
SW 08 Set: Catch error and loop on it
SW 07 Set: Use previous status table.
SW 06 Set: Halt in ROMCLK routine before clocking
micro-processor
SW 05 Set: Reserved
SW 04 Set: Reserved
SW 03 Set: Reselect DMC11's desired active
SW 02 Set: Lock on selected test
SW 01 Set: Restart program at selected test
SW 00 Set: Build new status table from questions. (If SW07=0
and SW00=0 a new status table is built by
auto-sizing)

Switch 06 and 08-15 are dynamic and can be changed as needed
while the diagnostic is running. Switches 00-03 and switch 07
are static, and are used only on starting or restarting the
diagnostic.

4.1.2 SWITCH REGISTER OPTIONS (at start up)

- SW 01 RESTART PROGRAM AT SELECTED TEST. It is strongly suggested that at least one pass has been made before trying to select a test, the reason being is that the program has to clear areas and set up parameters. When this switch is used the diagnostic will ask TEST NO.? Answer by typing the number of the test desired and carriage return to begin execution at the selected test.
- SW 02 LOCK ON SELECTED TEST. This switch when used with SW01 will cause the program to constantly loop on the selected test. Hitting any key on the console will let it advance to the next test and loop until a key is hit again. If SW02=0 when SW01 is used, The program will begin at the selected test and continue normal operations.
- SW 03 RESELECT DMC11'S DESIRED ACTIVE. Please note that a message is typed out for setting the switch register equal to DMC11's active, this means if the system has four DMC11s; bits 00,01,02,03 will be set in loc "DMACTV" from the switch register. Using this switch(SW00) alters that location; therefore if four DMC11s are in the system ***DO NOT*** set switches greater than SW 03 in the up position, this would be a fatal error, do not select more active DMC11s than there is information on in the status table.

- METHOD: A: Load address 200
B: Start with SW 00=1
C: Program will type message
D: Set a switch for each DMC desired active.
EXAMPLE: If you have 4 DMC's but only want to run the first and the last set SWR bits 0 and 3 = 1. PRESS CONTINUE
E: Number (IF VALID) will be in data lights (excluding 11/05)
F: Set with any other switch settings desired, PRESS CONTINUE,

4.1.3 DYNAMIC SWITCHES

ERROR SWITCHES

1. SW 12 Delete print out/bell on error.
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

SCOPE SWITCHES

1. SW06 Halt in ROMCLK routine before clocking micro-processor instruction. This allows the operator to scope a micro-processor instruction in the static state before it is clocked. Hit continue to resume running.
2. SW09 (if enabled by 'SCOP1') on an error; If an '*' is printed in front of the test no, (ex, *TEST NO, 10) SW09 is incorporated in that test and therefore SW09 is usually the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enabled; and there is a HAPD error (constant); SW08 is best. (SW14=1,0, SW10=0, SW09=0, SW08=1), for intermittent errors; SW14=1 will loop on test regardless of error or not error. (SW14=1, SW10=0, SW09=0, SW08=1,0)
3. SW11 Inhibit interations.
4. SW14 Loop on current test.

4.2 STARTING ADDRESS

Starting address is at 000200 there are no other starting addresses for the DMC11 diagnostics. (See Section 4.0)

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after all available DMC11's are tested the program will return to 'XXDP?' or 'ACT-11'.

5. OPERATING PROCEDURE

When program is initially started messages as described in section 4.0 will be printed, and program will begin running the diagnostic

5.2 PROGRAM AND/OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs.
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. If it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC of the ERROR REPORT this way the EXACT FUNCTION of the test CAN BE DETERMINED.

6. ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0). In most cases additional information will be supplied in the error message to give the operator an indication of the error.

6.2 ERROR RECOVERY

If for some reason the DMC11 should "HANG THE BUS" (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'TSTNO' (address 1226) for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the DMC11 was doing at the time of the error.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

See section 4. (PLEASE)
Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completely isolate problems.

7.2 OPERATING RESTRICTIONS

The first time a DMC11 diagnostic is loaded into core and run the STATUS TABLE must be set up. This is done by manual input (SW00=1) or by autosizing (SW00=0 and SW07=0). Thereafter however the status table need not be setup by subsequent restarts or even loading the next DMC diagnostic because the STATUS TABLE is overlayed. The current parameters in the STATUS TABLE are used when SW07=1 on start up.

7.3 HARDWARE CONFIGURATION RESTRICTIONS

DMC11(M8200)- Jumper W1 must be in, and switch 7 of E76 must be in the OFF position.

KMC(M8204)- Jumper W1 must be in.

LINE UNIT(M8201)- Jumpers W1, W2, and W4 must be IN. Jumpers W3, and W5 must be OUT. SW8 of E26 must be in the ON position.

LINE UNIT (M8202)- Jumper W1 must be in. SW8 of E26 must be in the OFF position.

8. MISCELLANEOUS

8.1 EXECUTION TIME

All DMC11 device diagnostics will give an 'END PASS' message (providing no errors and sw12=0) within 4 mins. This is assuming SW11=1 (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration and the amount of memory in the system.

8.2 PASS COMPLETE

NOTE: EVERY time the program is started; the tests will run as if SW11 (delete iterations) was up (=1). This is to 'VERIFY NO HARD ERRORS' as soon as possible. Therefore the first pass -EACH TIME PROGRAM IS STARTED- will be a 'QUICK PASS' until all DMC11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

END PASS DZDMC CSR: 175000 VEC: 0300 PASSES: 000001

ERRORS: 000000

NOTE: The pass count and error counts are cumulative for each DMC11 that is running, and are set to zero only when the diagnostic is started. Therefore after an overnight run for example, the total passes and errors for each DMC11 since the diagnostic was started are reflected in PASSES: and ERRORS:.

8.4 KEY LOCATIONS

- RETURN (1214) Contains the address where program will return when iteration count is reached or if loop on test is asserted.
- NEXT (1216) Contains the address of the next test to be performed.
- TSTNO (1226) Contains the number of the test now being performed.
- RUN (1316) The bit in "RUN" always points to the DMC11 currently being tested. EXAMPLE: (RUN) 1302/000000001000000 Means that DMC11 no.06 is the DMC11 now running.

DMCR00-DMCR17
DMST00-DMST17
(1500)-(1640)

These locations contain the information needed to test up to 16 (decimal) DMC11's sequentially. They contain the CSP, VECTOR and STATUS concerning the configuration of each DMC11.

- DMACTV (1306) Each bit set in this location indicates that the associated DMC11 will be tested in turn. EXAMPLE: (DMACTV) 1276/0000000000011111 means that DMC11 no. 00,01,02,03,04 will be tested. EXAMPLE: (DMACTV) 1276/0000000000010001 Means that DMC11 no. 00,04 will be tested.
- DMCSR (1402) Contains the CSR of the current DMC11 under test.

8.4A

"STATUS TABLE" (1500-1640)

The table is filled by AUTO SIZING or by the manual parameter input (questions) as described previously. Also if desired by user, the locations may be altered by hand (toggled in) to suit the specific configuration.

The example status map shown below contains information for two DMC11's. The table can contain up to 16 DMC11's. Following the map is a description of the bits for each map entry

MAP OF DMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
--	--	----	----	----
001500	160010	145310	177777	000000
001510	160020	016320	000000	000000

Each map entry contains 4 words which contain the status information for 1 DMC11. The PC shows where in core memory the first of the 4 words is. In the example above the first DMC'S status is in locations, 1500, 1502, 1504, and 1506. The second DMC status is located at 1510, 1512, 1514, and 1516. The information contained in each 4 word entry is defined as follows:

CSR: Contains DMC11 CSR address

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
BIT15=1 MICRO-PROCESSOR HAS CRAM
BIT15=0 MICRO-PROCESSOR HAS CROM
BIT14=1 TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M8201
BIT13=1 LINE UNIT IS AN M8202
BIT12=1 NO LINE UNIT
BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 RUN FREE RUNNING TESTS ON KMC11
BIT1=0 DMC11-AR (LOW SPEED)
BIT1=1 DMC11-AL (HIGH SPEED)

8.5 METHOD OF AUTO SIZING

8.5.1 FINDING THE CONTROL STATUS REGISTER.

The auto-sizing routine finds a DMC11 as follows: It starts at address 160000 and tests all address in increments of 10 up to and including address 167760. If the address does not time out, the following is done, the first CROM address is written to a 125252 then it is read back. If it contains a -1 or 125252 or 626 or 16520 a DMC11 has been found, if not, the address is updated by 10 and the search continues. A -1 indicates a DMC11 with no CROM or CRAM, a 125252 indicates a KMC11 with CRAM, a 626 indicates a DMC11-AL and a 16520 indicates a DMC11-AR. Further tests are performed at this point to determine which line unit, if any, is installed, if a loop-back connector is installed and various switch settings on the line unit. THIS IS WHY THE STATUS TABLE MUST BE VERIFIED BY THE USER AND IF ANY OF THE INFORMATION DOES NOT AGREE WITH THE HARDWARE THE DIAGNOSTIC MUST BE RESTARTED AND THE QUESTIONS MUST BE ANSWERED. All DMC11's in the system will be found by the auto-sizer. If it does not find a DMC11 the diagnostic must be restarted and the questions answered.

8.5.2 FINDING THE VECTOR AND BR LEVEL

The vector area (address 300-776) is filled with the instruction IOT and ',+2' (next address). The processor status is started at 7 and the DMC is programmed to interrupt. The PS is lowered by 1 until the DMC interrupts, a delay is made and if no interrupt occurs at PS level 3 (because of a bad DMC11) the program assumes vector address 300 at BR level 5 and the problem should be fixed in the diagnostic. Once the problem is fixed, the program should be re-setup again to get correct vector. If an interrupt occurred, the address to which the DMC11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you, there is a problem and AUTO SIZING should not be done.

8.6 SOFTWARE SWITCH REGISTER

If the diagnostic is run on an 11/04 or other CPU without a switch register then a software switch register is used to allow user the same switch options as described previously. If the hardware switch register does not exist or if one does and it contains all ones (177777) this software switch register is used.

Control:

To obtain control at any allowable time during execution of the diagnostic the operator types a CTRL G on the console terminal keyboard. As soon as the CTRL G is recognized, by the diagnostic, the following message will be displayed:

SWR=XXXXXX NEW?

Where XXXXXX is the current contents of the software switch register in octal. The software control routine will then await operator action. At which time the operator is required to type one or more of the legal characters: 1) 0 - 7, 2) line feed(<LF>), 3) carriage return(<CR>), or 4) control-U (CTRL U). No check is made for legality. If the input character is not a <LF>, <CR>, or CTRL U it is assumed to be an octal digit.

To change the contents of the SSR the operator simply types the new desired value in octal - leading zeros need not be typed. And terminates the input string with a <CR> or <LF> depending on the program action desired as described below. The input value will be truncated to the last 6 digits typed. At least one digit must be typed on any given input string prior to the terminator before a change to the SSR will occur.

When the input string is terminated with a <CR> the diagnostic will continue execution from the point at which it was interrupted. If a <CR> is the only thing typed the program will continue without changing the SSR. The <LF> differs from the <CR> by restarting the program as if it were restarted at address 200.

If a CTRL U is typed at any point in the input string prior to the terminator the input value will be disregarded and the prompt displayed (SWR = XXXXXX NEW?).

To set the SSR for the starting switches, first load the diagnostic, then hit CTRL G, then start the diagnostic.

DZDME LST

DECDOC VER 0004 11-JUL-77 11:53 PAGE 01 LOGET 0014

DOCUMENT

DZDME LST

COPYRIGHT 1977
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS., 01754

6 MAINDEC-11-DZDME-B DMC11 DDCMP LINE UNIT TESTS
COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754

1667 ***** TEST 1 *****
OUT CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1691 ***** TEST 2 *****
IN CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1714 ***** TEST 3 *****
MODEM CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1738 ***** TEST 4 *****
MAINTENANCE REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1769 ***** TEST 5 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BITS IN LU REGISTER 12, VERIFY IT IS SET
CLEAR BITS IN LU REGISTER 12, VERIFY IT IS CLEAR

1811 ***** TEST 6 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR

1853 ***** TEST 7 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 13
FLOAT A 0 THROUGH LINE UNIT REGISTER 13

1911 ***** TEST 10 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 14
FLOAT A 0 THROUGH LINE UNIT REGISTER 14

1963 ***** TEST 11 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#1

THIS SWITCH PAC CONTAINS THE DDCMP LINE #

1985 ***** TEST 12 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#2
THIS SWITCH PAC CONTAINS THE BM873 BOOT ADD

2007 ***** TEST 13 *****
LINE UNIT CLOCK TEST
THIS TEST VERIFYS THAT THE LU INTERNAL CLOCK
(BIT 1 IN LU-17) IS WORKING

2040 ***** TEST 14 *****
OUT DATA SILO TEST
SET SOM AND LOAD OUT DATA SILO
VERIFY THAT OCOR SET, INDICATING THAT THE
CHARACTER IS AT THE BOTTOM OF THE OUT SILO

2073 ***** TEST 15 *****
DDCMP TEST OF RTS AND OUT ACTIVE
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP 2 DATA CLOCKS, VERIFY
THAT RTS AND ACTIVE ARE SET

2117 ***** TEST 16 *****
TEST OF OUT CLEAR
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP DATA CLOCK, SET OUT CLEAR
VERIFY THAT OCOR,RTS, AND ACTIVE ARE CLEARED

2174 ***** TEST 17 *****
DDCMP TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 0
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2225 ***** TEST 20 *****
DDCMP TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 125
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2276 ***** TEST 21 *****
DDCMP TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 252

2279 VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

- 2327 ***** TEST 22 *****
DDCMP TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 377
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
- 2378 ***** TEST 23 *****
DDCMP TRANSMITTER TEST
SINGLE CLOCK A BINARY COUNT PATTERN
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
AND R5 CONTAINS THE CHARACTER THAT FAILED
- 2439 ***** TEST 24 *****
DDCMP STRIP SYNC TEST
SET LU LOOP, SINGLE STEP 5 SYNCs,
VERIFY THAT IN ACTIVE DOES NOT SET
- 2467 ***** TEST 25 *****
DDCMP IN ACTIVE TEST
SET LU LOOP, SINGLE STEP 5 SYNCs AND A NON-SYNC (301)
VERIFY THAT IN ACTIVE IS SET
- 2495 ***** TEST 26 *****
DDCMP IN ACTIVE TEST
SET LU LOOP, SINGLE STEP 1 SYNC AND A NON-SYNC (301)
VERIFY THAT IN ACTIVE DOES NOT SET
- 2523 ***** TEST 27 *****
DDCMP IN ACTIVE TEST
SET LU LOOP, SINGLE STEP 2 SYNCs AND A NON-SYNC (301)
VERIFY THAT IN ACTIVE IS SET
- 2551 ***** TEST 30 *****
IN CLEAR TEST
SYNC UP RECEIVER AND TRANSMIT A CHARACTER
WAIT FOR IN RDY, THEN SET IN CLEAR
VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED
- 2600 ***** TEST 31 *****
DDCMP BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
- 2637 ***** TEST 32 *****
DDCMP BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

- 2674 ***** TEST 33 *****
DDCMP BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
- 2711 ***** TEST 34 *****
DDCMP BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTEK 377
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
- 2748 ***** TEST 35 *****
DDCMP DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED
- 2787 ***** TEST 36 *****
DDCMP DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED
THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12
- 2831 ***** TEST 37 *****
TRANSMITTER MARK TEST
SINGLE CLOCK 3 SYNCS AND A 301 AND 20 EXTRA
CLOCK TICKS, VERIFY THAT A 301, A 377 AND A 377
WERE RECEIVED INDICATING THAT THE TRANSMITTER WENT
TO A MARK STATE FOR 16 BITS WHEN OUT SILO WAS EMPTY
- 2876 ***** TEST 40 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, SET DTR
VERIFY THAT MODEM READY IS SET
CLEAR DTR, VERIFY THAT MRDY IS CLEARED
- 2924 ***** TEST 41 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, LOAD OUT DATA SILO
VERIFY THAT ALL MODEM SIGNALS ARE SET
- 2967 ***** TEST 42 *****
TEST OF CRC OPERATION
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
0, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
- 3042 ***** TEST 43 *****
TEST OF CRC OPERATION
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

- 3117 ***** TEST 44 *****
TEST OF CRC OPERATION
- 3119 USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
125, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
- 3192 ***** TEST 45 *****
TEST OF CRC OPERATION
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
252, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
- 3267 ***** TEST 46 *****
TRANSMITTER CRC TEST
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK A BINARY
COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT
- 3333 ***** TEST 47 *****
RECEIVER CRC TEST
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK A BINARY
COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT
- 3399 ***** TEST 50 *****
TRANSMITTER DDCMP CRC TEST
THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
BOTH DATA AND THE ECC ARE VERIFIED IN THE BIT
WINDOW, THE FOUR CHARACTERS ARE 0,125,252,377
THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC
- 3500 ***** TEST 51 *****
RECEIVER DDCMP CRC TEST
THIS TESTCLOCKS A FOUR CHARACTER MESSAGE WITH BCC
AND VERIFYS CORRECT DATA RECEPTION AND BCC MATCH
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
- 3557 ***** TEST 52 *****
DDCMP EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 SYNCs,4 CHAR MESSAGE,EOM
4 CHARACTER MESS,EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR,BCC,4 CHAR,BCC,MARKS. THIS TEST VERIFYS THAT
THE CHARCTERS LOADED WITH EOM SET ARE LOST
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
- 3803 ***** TEST 53 *****
DDCMP EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 SYNCs,4 CHAR MESSAGE,EOM
SOM,4 CHAR MESS,EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR,BCC,4 CHAR,BCC,MARKS. THIS TEST VERIFYS THAT
THE CHARCTERS LOADED WITH EOM SET ARE LOST
ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW

THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED

- 4081 ***** TEST 54 *****
EMPTY SILO TEST
LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
SILO, GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
4 CHARACTER MESSAGE WAS RECEIVED AND THAT RTS IS CLEAR
- 4146 ***** TEST 55 *****
HALF DUPLEX TEST
SET LINE UNIT LOOP AND HALF DUPLEX, SEND SYNCs AND A
MESSAGE, VERIFY THAT IN-ACTIVE AND IN-READY ARE CLEAR
- 4181 ***** TEST 56 *****
DDCMP CABLE DATA TEST
- 4183 THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
4 SYNCs,16 CHAR,EOM,16 CHAR,EOM,16 CHAR,EOM
THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
- 4276 ***** TEST 57 *****
DDCMP CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
4 SYNCs,59 DATA CHARACTERS,EOM WITH GARBAGE CHARACTER
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST



1
2
3
4
5
6 ;*MAINDEC=11=DZDME-B DMC11 DDCLP LINE UNIT TESTS
7 ;*COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., WAYNARD, MASS. 01754
8 -----
9
10 ;STARTING PROCEDURE
11 ;LOAD PROGRAM
12 ;LOAD ADDRESS 000200
13 ;SW#0=AUTOSIZE DMC11
14 ;SW#7=1 USE CURRENT DMC11 PARAMETERS
15 ;SW#00=1 INPUT NEW DMC11 PARAMETERS
16 ;PRESS START
17 ;PROGRAM WILL TYPE "MAINDEC=11=DZDME-B DMC11 DDCLP LINE UNIT TESTS"
18 ;PROGRAM WILL TYPE STATUS MAP
19 ;PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
20 ;AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
21 ;AND THEN RESUME TESTING
22 ;SUBSEQUENT RESTARTS WILL NOT TYPE PROGRAM TITLE
23
24
25
26
27 ;SWITCH REGISTER OPTIONS
28 -----
29
30 100000 SW15=100000 ;#1,HALT ON ERROR
31 040000 SW14=40000 ;#1,LLOOP ON CURRENT TEST
32 020000 SW13=20000 ;#1,INHIBIT ERROR TIMEOUT
33 010000 SW12=10000 ;#1,DELETE TIMEOUT/SELL ON ERROR,
34 004000 SW11=4000 ;#1,INHIBIT ITERATIONS
35 002000 SW10=2000 ;#1,ESCAPE TO NEXT TEST ON ERROR
36 001000 SW09=1000 ;#1,LOOP WITH CURRENT DATA
37 000400 SW08=400 ;#1,LOOP ON ERROR
38 000200 SW07=200 ;#1,USE CURRENT DMC11 PARAMETERS, #0,AUTOSIZE DMC11
39 000100 SW06=100 ;#1, HALT BEFORE CLOCKING MICRO-PROCESSOR INSTRUCTION
40 000040 SW05=40
41 000020 SW04=20
42 000010 SW03=10 ;RESELECT DMC11'S TO BE TESTED (ACTIVE)
43 000004 SW02=4 ;LOCK ON TEST SELECT
44 000002 SW01=2 ;RESTART PROGRAM AT SELECTED TEST
45 000001 SW00=1 ;INPUT DMC11 PARAMETERS

46
47
48
49 ;REGISTER DEFINITIONS
50 -----
51 000000 R0#0 ;GENERAL REGISTER
52 000001 R1#1 ;GENERAL REGISTER
53 000002 R2#2 ;GENERAL REGISTER
54 000003 R3#3 ;GENERAL REGISTER
55 000004 R4#4 ;GENERAL REGISTER
56 000005 R5#5 ;GENERAL REGISTER
57 000006 SP#6 ;PROCESSOR STACK POINTER
58 000007 PC#7 ;PROGRAM COUNTER
59
60
61
62
63 177776 PS#177776 ;PROCESSOR STATUS WORD
64 001200 STACK#1200 ;START OF PROCESSOR STACK
65
66
67 ;INSTRUCTION DEFINITIONS
68 -----
69 005746 PUSH1SP#5746 ;DECREMENT PROCESSOR STACK 1 WORD
70 005726 POP1SP#5726 ;INCREMENT PROCESSOR STACK 1 WORD
71 010046 PUSHRO#10046 ;SAVE RO ON STACK
72 012600 POPRO#12600 ;RESTORE RO FROM STACK
73 024646 PUSH2SP#24646 ;DECREMENT STACK TWICE
74 022626 POP2SP#22626 ;INCREMENT STACK TWICE
75 ,EQUIV ENT,HLT ;BASIC DEFINITION OF ERROR CALL
76
77 ;BIT DEFINITIONS
78 -----
79
80 100000 BIT15=100000
81 040000 BIT14=40000
82 020000 BIT13=20000
83 010000 BIT12=10000
84 004000 BIT11=4000
85 002000 BIT10=2000
86 001000 BIT9=1000
87 000400 BIT8=400
88 000200 BIT7=200
89 000100 BIT6=100
90 000040 BIT5=40
91 000020 BIT4=20
92 000010 BIT3=10
93 000004 BIT2=4
94 000002 BIT1=2
95 000001 BIT0=1
96
97

```
98  
99  
100  
101 ;TRAPCATCHER FOR ILLEGAL INTERRUPTS  
102 ;THE STANDARD "TRAP CATCHER" IS PLACED  
103 ;BETWEEN ADDRESS 0 TO ADDRESS 776.  
104 ;IT LOOKS LIKE "PC+2 HALT".  
105  
106  
107  
108 000000  
109  
110  
111  
112 000024  
113 000n24 005336  
114 000026 000340  
115 000030 004750  
116 000032 000340  
117 000034 004716  
118 000036 000340  
119 000040  
120 000040 000000  
121 000042 000000  
122 000044 000000  
123 000046 003522  
124 000052  
125 000052 000000  
126  
127 000174  
128 000174 000000  
129 000176 000000  
130  
131 000200  
132 000200 000137 002002  
133  
134  
135 001000  
136 001000 005377 040515 047111  
(2) 001025 104 041515 030461  
(2)  
137 001200  
138  
139  
140  
141  
142 001200 177570  
143 001202 177570  
  
DISPREG:0  
SWREG: 0  
  
JMP .START  
  
.TITLE: .ASCII <377><12>/MAINDEC-11=DZDME-B/<377>  
.ASCIZ /DMC11 DDCMP LINE UNIT TESTS/<377>  
  
DISPLAY:177570  
SWR: 177570
```

```
144  
145  
146  
147  
148 001204 177560  
149 001206 177562  
150 001210 177564  
151 001212 177566  
152  
153  
154  
155  
156 001214 000000  
157 001216 000000  
158 001220 000000  
159 001222 000003  
160 001224 000000  
161 001226 000000  
162 001230 000000  
163 001232 000000  
164 001234 000000  
165  
166  
167  
168  
169 001236 000000  
170 001240 000000  
171 001242 000000  
172 001244 000000  
173 001246 000000  
174 001250 000000  
175 001252 000000  
176 001254 000000  
177 001256 000000  
178 001260 000000  
179 001262 000000  
180 001264 000000  
181 001266 000000  
182 001270 000000  
183 001272 000000  
184 001274 000000  
185 001276 000000  
186 001300 000000  
187 001302 000001  
188 001304 000000  
189 001306 000001  
190 001310 000001  
191 001312 000001  
192 001314 000001  
193 001316 000000  
194  
195 001320 001472  
196 001322 001676  
  
;INDIRECT POINTERS TO TELETYPE VECTORS AND REGISTERS  
;  
TKCSR: 177560 ;TELETYPE KEYBOARD CONTROL REGISTER  
TKDR: 177562 ;TELETYPE KEYBOARD DATA BUFFER  
TPCSR: 177564 ;TELEPRINTER CONTROL REGISTER  
TPDBR: 177566 ;TELEPRINTER DATA BUFFER  
;  
PROGRAM CONTROL PARAMETERS  
;  
RETURN: 0 ;SCOPE ADDRESS FOR LOOP ON TEST  
NEXT: 0 ;ADDRESS OF NEXT TEST TO BE EXECUTED  
LOCK: 0 ;ADDRESS FOR LOCK ON CURRENT DATA  
ICOUNT: 3 ;NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE  
LPCNT: 0 ;NUMBER OF ITERATIONS COMPLETED  
TSTNO: 0 ;NUMBER OF TEST IN PROGRESS  
PASCNT: 0 ;NUMBER OF PASSES COMPLETED  
ERRCNT: 0 ;TOTAL NUMBER OF ERRORS  
LSTERR: 0 ;PC OF LAST ERROR CALL  
;  
PROGRAM VARIABLES  
;  
STRTSW: 0 ;SWITCHES AT START OF PROGRAM  
STAT: 0 ;DM STATUS WORD STORAGE  
CLXX: 0  
MASKX: 0  
TEMP1: 0 ;TEMPORARY STORAGE  
TEMP2: 0 ;TEMPORARY STORAGE  
TEMP3: 0 ;TEMPORARY STORAGE  
TEMP4: 0 ;TEMPORARY STORAGE  
TEMP5: 0 ;TEMPORARY STORAGE  
SAVR0: 0 ;R0 STORAGE  
SAVR1: 0 ;R1 STORAGE  
SAVR2: 0 ;R2 STORAGE  
SAVR3: 0 ;R3 STORAGE  
SAVR4: 0 ;R4 STORAGE  
SAVR5: 0 ;R5 STORAGE  
SAVSP: 0 ;STACK POINTER STORAGE  
SAVPCT: 0 ;PROGRAM COUNTER STORAGE  
ZEROI: 0  
ONEI: 1  
MEMLIM: 0 ;HIGHEST LOCATION FOR NPR'S  
DMACTV: ,BLKW 1 ;DMC11'S SELECTED ACTIVE,  
DMNUMI: ,BLKW 1 ;OCTAL NUMBER OF DMC11'S,  
SAVACTV: ,BLKW 1 ;ORIGINAL ACTV DEVICES  
SAVNMM: ,BLKW 1 ;WORKABLE NUMBER  
RUN: 0 ;pointer to running device,  
.EVEN  
CREAM: DM,MAP=6 ;TABLE POINTER,  
MILK: CNT,MAP=4 ;TABLE POINTER
```

```

197 ;PROGRAM CONTROL FLAGS
198 ;-----
199
200
201 001324 000 ;INIFLG: .BYTE 0 ;PROGRAM INITIALIZATION FLAG
202 001325 000 ;ERRFLG: .BYTE 0 ;ERROR OCCURRED FLAG
203 001326 000 ;LOCKFLG: .BYTE 0 ;LOCK ON CURRENT TEST FLAG
204 001327 000 ;QV,FLG: .BYTE 0 ;QUICK VERIFY FLAG,
205 ;ON FIRST PASS OF EACH DMC11 ITERATIONS WILL BE
206 ;.EVEN
207
208 ;DEFINITIONS FOR TRAP SUBROUTINE CALLS
209 ;POINTERS TO SUBROUTINES CAN BE FOUND
210 ;IN THE TABLE IMMEDIATELY FOLLOWING THE DEFINITIONS
211
212 ;*****
213
214 001330 104400 ;TRPTAB:
215 ;SCOPE=TRAP+0 ;CALL TO SCOPE LOOP AND ITERATION HANDLER
216 001330 003576 ;SCOPE
217 104401 ;SCOP1=TRAP+1 ;CALL TO LOOP ON CURRENT DATA HANDLER
218 001332 003736 ;SCOP1
219 104402 ;TYPE=TRAP+2 ;CALL TO TELETYPE OUTPUT ROUTINE
220 001334 003766 ;TYPE
221 104403 ;INSTR=TRAP+3 ;CALL TO ASCII STRING INPUT ROUTINE
222 001336 004050 ;INSTR
223 104404 ;INSTER=TRAP+4 ;CALL TO INPUT ERROR HANDLER
224 001340 004154 ;INSTER
225 104405 ;PARAM=TRAP+5 ;CALL TO NUMERICAL DATA INPUT ROUTINE
226 001342 004174 ;PARAM
227 104406 ;SAV05=TRAP+6 ;CALL TO REGISTER SAVE ROUTINE
228 001344 004374 ;SAV05
229 104407 ;RES05=TRAP+7 ;CALL TO REGISTER RESTORE ROUTINE
230 001346 004434 ;RES05
231 104410 ;CONVRT=TRAP+10 ;CALL TO DATA OUTPUT ROUTINE
232 001350 004466 ;CONVRT
233 104411 ;CNVRT=TRAP+11 ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF.
234 001352 004472 ;CNVRT
235 104412 ;MSTCLR=TRAP+12 ;CALL TO ISSUE A MASTER CLEAR
236 001354 005466 ;MSTCLR
237 104413 ;DELAY=TRAP+13 ;CALL TO DELAY
238 001356 005436 ;DELAY
239 104414 ;ROMCLK=TRAP+14 ;CALL TO CLOCK ROM ONCE
240 001360 005504 ;ROMCLK
241 104415 ;DATACLK=TRAP+15 ;CALL TO CLK DATA
242 001362 005552 ;DATACLK
243 104416 ;TIMER=TRAP+16 ;CALL TO DELAY A CLOCK TICK
244 001364 005616 ;.TIMER
245
246 ;*****
247 ;*****

```

```

248 ;DMC11 CONTROL INDICATORS FOR CURRENT DMC11 UNDER TEST
249 ;-----
250
251 001366 000000 ;STAT1: 0
252 001370 000000 ;STAT2: 0
253 001372 000000 ;STAT3: 0
254
255 ;DMC11 VECTOR AND REGISTER INDIRECT POINTERS
256 ;-----
257
258 001374 000000 ;DMRVEC: 0 ;POINTER TO DMC11 RECEIVER INTERRUPT VECTOR
259 001376 000000 ;DMRLVL: 0 ;POINTER TO DMC11 RECEIVER INTERRUPT SERVICE PS
260 001400 000000 ;DMTVEC: 0 ;POINTER TO DMC11 TRANSMITTER INTERRUPT VECTOR
261 001402 000000 ;DMTLVL: 0 ;POINTER TO DMC11 TRANSMITTER INTERRUPT SERVICE PS
262 001404 000000 ;DMCSR1: 0 ;POINTER TO DMC11 CONTROL STATUS REGISTER
263 001406 000000 ;DMCSRH: 0 ;POINTER TO DMC11 CONTROL STATUS REGISTER HIGH BYTE,
264 001410 000000 ;DMCTL: 0 ;POINTER TO DMC11 CONTROL OUT REGISTER
265 001412 000000 ;DMPO41: 0 ;POINTER TO DMC11 PORT REGISTER(SEL 4)
266 001414 000000 ;DMPO61: 0 ;POINTER TO DMC11 PORT REGISTER(SEL 6)
267
268 ;TEMP STORAGE
269 ;-----
270
271 001416 000000 ;TEMP: 0
272 001460 ;.+,+40
273
274 ;DMC11 STATUS TABLE AND ADDRESS ASSIGNMENTS
275 ;-----
276
277 001500 ;.+=1500
278 001500 000001 ;DM_NAPI: ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 00
279 001502 000001 ;DMCR001: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 00
280 001504 000001 ;DMS1001: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 00
281 001506 000001 ;DMS2001: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 00
282 ;3RD STATUS WORD
283
284 001510 000001 ;DMCR011: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 01
285 001512 000001 ;DMS1011: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 01
286 001514 000001 ;DMS2011: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 01
287 001516 000001 ;DMS3011: ,BLKW 1 ;3RD STATUS WORD
288
289 001520 000001 ;DMCR021: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 02
290 001522 000001 ;DMS1021: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 02
291 001524 000001 ;DMS2021: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 02
292 001526 000001 ;DMS3021: ,BLKW 1 ;3RD STATUS WORD
293
294 001530 000001 ;DMCR031: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 03
295 001532 000001 ;DMS1031: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 03
296 001534 000001 ;DMS2031: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 03
297 001536 000001 ;DMS3031: ,BLKW 1 ;3RD STATUS WORD
298
299 001540 000001 ;DMCR041: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 04
300 001542 000001 ;DMS1041: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 04
301 001544 000001 ;DMS2041: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 04
302 001546 000001 ;DMS3041: ,BLKW 1 ;3RD STATUS WORD
303

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 8
 DZDME,P11 12-MAY-77 14:18 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

```

303 001550 000001      DMCR05: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 05
305 001552 000001      DMS105: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 05
306 001554 000001      DMS205: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 05
307 001556 000001      DMS305: ,BLKW 1 ;3RD STATUS WORD

318                               DMCR06: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 06
310 001562 000001      DMS106: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 06
311 001564 000001      DMS206: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 06
312 001566 000001      DMS306: ,BLKW 1 ;3RD STATUS WORD

313                               DMCR07: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 07
315 001572 000001      DMS107: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 07
316 001574 000001      DMS207: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 07
317 001576 000001      DMS307: ,BLKW 1 ;3RD STATUS WORD

318                               DMCR10: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 10
320 001602 000001      DMS110: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 10
321 001604 000001      DMS210: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 10
322 001606 000001      DMS310: ,BLKW 1 ;3RD STATUS WORD

323                               DMCR11: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 11
325 001612 000001      DMS111: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 11
326 001614 000001      DMS211: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 11
327 001616 000001      DMS311: ,BLKW 1 ;3RD STATUS WORD

328                               DMCR12: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 12
330 001622 000001      DMS112: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 12
331 001624 000001      DMS212: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 12
332 001626 000001      DMS312: ,BLKW 1 ;3RD STATUS WORD

333                               DMCR13: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 13
335 001632 000001      DMS113: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 13
336 001634 000001      DMS213: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 13
337 001636 000001      DMS313: ,BLKW 1 ;3RD STATUS WORD

338                               DMCR14: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 14
340 001642 000001      DMS114: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 14
341 001644 000001      DMS214: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 14
342 001646 000001      DMS314: ,BLKW 1 ;3RD STATUS WORD

343                               DMCR15: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 15
345 001652 000001      DMS115: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 15
346 001654 000001      DMS215: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 15
347 001656 000001      DMS315: ,BLKW 1 ;3RD STATUS WORD

349 001660 000001      DMCR16: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 16
350 001662 000001      DMS116: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 16
351 001664 000001      DMS216: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 16
352 001666 000001      DMS316: ,BLKW 1 ;3RD STATUS WORD

353                               DMCR17: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 17
354 001670 000001      DMS117: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 17
355 001672 000001      DMS217: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 17
356 001674 000001      DMS317: ,BLKW 1 ;3RD STATUS WORD

359 001700 000000      DM.END: 000000

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 9
 DZDME,P11 12-MAY-77 14:18 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

```

360
361
362
363
364 001702      ;DMC11 PASS COUNT AND ERROR COUNT TABLE
365 001702 000000      PACT00: 0 ;PASS COUNT FOR DMC11 NUMBER 00
366 001704 000000      ERCT00: 0 ;ERROR COUNT FOR DMC11 NUMBER 00

367                               PACT01: 0 ;PASS COUNT FOR DMC11 NUMBER 01
368 001706 000000      ERCT01: 0 ;ERROR COUNT FOR DMC11 NUMBER 01

369 001710 000000      PACT02: 0 ;PASS COUNT FOR DMC11 NUMBER 02
370
371 001712 000000      ERCT02: 0 ;ERROR COUNT FOR DMC11 NUMBER 02

372 001714 000000      PACT03: 0 ;PASS COUNT FOR DMC11 NUMBER 03
373
374 001716 000000      ERCT03: 0 ;ERROR COUNT FOR DMC11 NUMBER 03

375 001720 000000      PACT04: 0 ;PASS COUNT FOR DMC11 NUMBER 04
376
377 001722 000000      ERCT04: 0 ;ERROR COUNT FOR DMC11 NUMBER 04

378 001724 000000      PACT05: 0 ;PASS COUNT FOR DMC11 NUMBER 05
379
380 001726 000000      ERCT05: 0 ;ERROR COUNT FOR DMC11 NUMBER 05

381 001730 000000      PACT06: 0 ;PASS COUNT FOR DMC11 NUMBER 06
382
383 001732 000000      ERCT06: 0 ;ERROR COUNT FOR DMC11 NUMBER 06

384 001734 000000      PACT07: 0 ;PASS COUNT FOR DMC11 NUMBER 07
385
386 001736 000000      ERCT07: 0 ;ERROR COUNT FOR DMC11 NUMBER 07

387 001740 000000      PACT10: 0 ;PASS COUNT FOR DMC11 NUMBER 10
388
389 001742 000000      ERCT10: 0 ;ERROR COUNT FOR DMC11 NUMBER 10

390 001744 000000      PACT11: 0 ;PASS COUNT FOR DMC11 NUMBER 11
391
392 001746 000000      ERCT11: 0 ;ERROR COUNT FOR DMC11 NUMBER 11

393 001750 000000      PACT12: 0 ;PASS COUNT FOR DMC11 NUMBER 12
394
395 001752 000000      ERCT12: 0 ;ERROR COUNT FOR DMC11 NUMBER 12

396 001754 000000      PACT13: 0 ;PASS COUNT FOR DMC11 NUMBER 13
397
398 001756 000000      ERCT13: 0 ;ERROR COUNT FOR DMC11 NUMBER 13

399 001760 000000      PACT14: 0 ;PASS COUNT FOR DMC11 NUMBER 14
400
401 001762 000000      ERCT14: 0 ;ERROR COUNT FOR DMC11 NUMBER 14

402 001764 000000      PACT15: 0 ;PASS COUNT FOR DMC11 NUMBER 15
403
404 001766 000000      ERCT15: 0 ;ERROR COUNT FOR DMC11 NUMBER 15

405 001770 000000      PACT16: 0 ;PASS COUNT FOR DMC11 NUMBER 16
406
407 001772 000000      ERCT16: 0 ;ERROR COUNT FOR DMC11 NUMBER 16

408 001774 000000      PACT17: 0 ;PASS COUNT FOR DMC11 NUMBER 17
409
410 001776 000000      ERCT17: 0 ;ERROR COUNT FOR DMC11 NUMBER 17

411 002000 000000
412

```

413

FORMAT OF STATUS TABLE

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	C	O	N	T	R	O	L	R	E	G	I	S	T	E	R
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	V	E	C	T	O	R	*	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	*	B	M	A	D	D	*	I	*	L	I	N	E	*	*
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I

CSR

STAT1

STAT2

STAT3

DEFINITION OF FORMAT

CSR: CONTAINS DMC11 CSR ADDRESS

STAT1: BITS 00-01 IS DMC11 VECTOR ADDRESS
BIT15=1 MICRO-PROCESSOR HAS CRAM
BIT15=0 MICRO-PROCESSOR HAS CROM
BIT14=1 ??? TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M201
BIT13=1 LINE UNIT IS AN M202
BIT12=1 NO LINE UNIT
BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 DO FREE RUNNING TESTS ON KMC
(MUST BE SET TO A ONE MANUALLY (PROGRAM DZDMD ONLY))
KMC MUST HAVE MICRO-CODE WRITTEN FROM RUNNING
DDCMG TEST 2 FIRST
BIT1=1 DMC11-AL LOCAL HIGH SPEED MICRO-CODE
BIT1=0 DMC11-AR REMOTE LOW SPEED MICRO-CODE

```

468
469
470
471
472
473
474
475
476 002002 012737 000340 177776 .START: MOV #340,PS ;LOCK OUT INTERRUPTS
477 002010 012706 001200 MOV #STACK,SP ;SET UP STACK
478 002014 012737 005336 000024 MOV #_PPFAIL,#$24 ;SET UP POWER FAIL VECTOR
479 002022 013737 001310 001314 MOV DMNUM,SAVNAM ;SAVE NUMBER OF DEVICES IN SYSTEM.
480 002030 005037 010016 CLR SWFLG ;CLEAR SOFT TYPEOUT FLAG
481 002034 105037 001325 CLR ERRLFG ;CLEAR ERROR FLAG
482 002040 105037 001327 CLR QV,FLG ;ZERO QUICK VERIFY FLAG
483 002044 012737 001470 001320 MOV #DN,MAP=10,CREAM;GET MAP POINTER.
484 002052 012737 001676 001322 MOV #CNT,MAP=4,MILK ;GET COUNT MAP POINTER
485 002060 012737 100000 001316 MOV #BIT15,RUN ;POINT POINTER TO FIRST DEVICE.
486 002066 012700 001702 MOV #CNT,MAP,RO ;PASS COUNT POINTER TO RO
487 002072 005020 CLR (RO)+ ;CLEAR TABLE
488 002074 002700 002002 CMP #CNT,MAP+100,RO ;DONE YET?
489 002100 001374 BNE 238 ;KEEP GOING
490 002102 005037 001234 CLR LSTERR ;CLEAR LAST ERROR POINTER
491 002106 012737 000001 001226 MOV #1,TSTNO ;SET UP FOR TEST 1
492 002114 012737 002002 001214 MOV #.START,RETURN ;SET UP FOR POWER FAIL BEFORE
493
494 002122 013746 000006 MOV #$_,-(SP) ;SAVE CURRENT VECTORS
495 002126 013746 000004 MOV #$_,-(SP)
496 002132 012737 002166 000004 MOV #$_,0#4 ;SET UP FOR TIMEOUT
497 002140 012737 177570 001202 MOV #177570,SWR ;SET SWR TO HARD SWR ADDRESS
498 002146 012737 177570 001200 MOV #177570,DISPLAY ;SET DISPLAY TO HARD SWR ADDRESS
499 002154 022777 177777 177020 CMP #$_,0SWR ;REFERENCE HARDWARE SWITCH REGISTER
500 002162 001402 BEQ 68+2 ;IF = -1 USE SOFT SWR ANYWAY
501 002164 000407 BR 78 ;IF IT EXISTS AND NOT = -1 USE HARD SWR
502 002166 022626 68: CMP (#SP)+,(SP)+ ;ADJUST STACK
503 002170 012737 000176 001202 MOV #$_REG,SWR ;POINTER TO SOFT SWR
504 002176 012737 000174 001200 MOV #DISPREG,DISPLAY;POINTER TO SOFT DISPLAY REG
505 002204 012637 000004 78: MOV (#SP)+,0#4 ;RESTORE VECTORS
506 002210 012637 000006 MOV (#SP)+,0#6 ;
507 002214 105737 001324 TSTB INIPLG ;HAS INITIALIZATION BEEN PERFORMED
508 002220 001006 BNE 20+ ;BR IF YES
509 002222 022737 003522 000042 CMP #$_ENDAD,$#42 ;IF ACT-11 AUTOMATIC MODE, DON'T TYPE ID
510 002230 001402 BEQ 208
511 002232 104402 001000 TYPE ,MTITLE ;TYPE TITLE MESSAGE
512 002236 004737 007606 208: JSR PC,CKSR ;CHECK FOR SOFT SWR
513 002242 017737 176734 001236 MOV #$_,STPTSW ;STORE STARTING SWITCHES
514 002250 005737 000042 TST #$_42 ;IS IT RUNNING IN AUTO MODE?
515 002254 001402 BEQ .+6 ;BR IF NO
516 002256 005037 001236 CLR STRTSW ;IF YES, CLEAR SWITCHES
517 002262 032737 000001 001236 BIT #$_WOO,STRTSW ;IF SWO0=1, QUESTIONS ARE ASKED.
518 002270 001012 BNE 178 ;BR IF SWO0=1
519 002272 105737 001236 TSTB STRTSW ;BIT7=1??
520 002276 100007 BPL 178 ;BR IF SWO7=0
521 002300 005737 001306 TST DMACTV ;ARE ANY DEVICES SELECTED?
522 002304 001006 BNE 168 ;BR IF YES
523 002306 104402 007154 TYPE, NOACT ;NO DEVICES SELECTED.

```

```

524 002312 000000          HALT      ;STOP THE SHOW
525 002314 000776          BR       .-2      ;DISQUALIFY CONTINUE SWITCH
526 002316 004737 010512    178: JSR     PC,AUTO,SIZE ;GO DO THE AUTO SIZE
527 002322 105737 001324    16$: TSTB   INIFLG   ;FIRST TIME?
528 002326 001410          BEQ    21$      ;BR IF YES
529 002330 105737 001236          TSTB   STRTSW   ;IF USING SAME PARAMETERS DONT TYPE MAP
530 002334 100431          BMI    18$      ;IF NO THEN TYPE STATUS
531 002336 032737 000006 001236    18$: BIT    #BIT1|BIT2,STRTSW;IS TEST NO., OR LOCK SELECTED
532 002344 001403          BEQ    24$      ;IF YES DO NOT TYPE STATUS
533 002346 000424          BR     18$      ;IF YES DO NOT TYPE STATUS
534 002350 005137 001324    21$: COM    INIFLG   ;SET FLAG
535 002354 104402 006224    24$: TYPE   ,XHEAD   ;TYPE HEADER
536 002360 012704 001500          MOV    #DM,MAP,R4 ;SET POINTER
537 002364 010437 001246    58$: MOV    R4,TEMP1 ;SET ADDRESS
538 002370 012437 001250          MOV    (R4)+,TEMP2 ;SET CSR
539 002374 001411          BEQ    18$      ;ALL DONE IF ZERO
540 002376 012437 001252          MOV    (R4)+,TEMP3 ;SET STAT1
541 002402 012437 001254          MOV    (R4)+,TEMP4 ;SET STAT2
542 002406 012437 001256          MOV    (R4)+,TEMP5 ;SET STAT3
543 002412 104410          CNVRT   XSTATQ   ;TYPE OUT STATUS MAP
544 002413 007454          XSTATQ   ;*
545 002416 000762          BR     58$      ;*
546 002420 012700 001500    18$: MOV    #DM,MAP,RO ;RO POINTS TO STATUS TABLE
547
548 ;*****AUTO SIZE TEST*****
549 ;**THIS TEST VERIFYS THAT THE DMC11S AND/OR KMC11S ARE AT THE CORRECT FLOATING
550 ;**ADDRESSES FOR YOUR SYSTEM, IF THIS TEST FAILS, IT IS NOT A HARDWARE ERROR,
551 ;**CHECK THE ADDRESSES OF ALL FLOATING DEVICES (DJ,DH,DQ,DU,DUP,LK,DMC,DZ,KMC).
552 ;**IF THERE ARE NO OTHER FLOATING DEVICES BEFORE THE DMC11, THE FIRST
553 ;**DMC11 ADDRESS IS 760070, KMC11 IS 760110, NO DEVICE SHOULD EVER BE AT
554 ;**ADDRESS 760000. THIS TEST MAY REQUIRE 2 OR MORE ATTEMPTS TO GET THE
555 ;**RIGHT ADDRESSES. AFTER YOU HAVE CHANGED THE ADDRESS TO WHAT IT TOLD
556 ;**YOU THE FIRST TIME, IT MAY COME BACK AND TELL YOU A DIFFERENT ADDRESS
557 ;**THE NEXT TIME YOU RUN IT. PLEASE HAVE PATIENCE, THE FINAL ADDRESS
558 ;**WILL BE CORRECT (AS LONG AS ALL DEVICES IN FRONT OF THE DMC'S ARE
559 ;**CORRECT).
560
561 ;*****AUTOSIZE TEST*****
562
563 002424 013746 000004          MOV    #84,-(SP) ;SAVE LOC 4
564 002430 013746 000006          MOV    #86,-(SP) ;SAVE LOC 6
565 002434 005037 000006          CLR    #86      ;CLEAR VEC+2
566 002440 005037 001252          CLR    TEMP3   ;CLEAR FLAG
567 002444 005005          CLR    R5      ;RS=0#DMC, R5=-1#KMC
568 002446 011037 001404          AUSTRT1 MOV    (R0),DMCSR ;GET NEXT DMC CSR
569 002452 001564          BEQ    AUDONE ;BR IF DONE
570 002454 005705          TST    R5      ;DMC OR KMC?
571 002456 001005          BNE    18$      ;BR IF KMC
572 002460 032760 100000 000002          BIT    #BIT15,2(R0) ;CHECK FOR DMC CSR
573 002466 001061          BNE    SKIP    ;SKIP IF NOT DMC
574 002470 000404          BR     28$      ;ITS A DMC SO CONTINUE
575 002472 032760 100000 000002    18$: BIT    #BIT15,2(R0) ;CHECK FOR KMC CSR
576 002500 001454          BEQ    SKIP    ;SKIP IF NOT KMC
577 002502 012737 002674 000004    28$: MOV    #NODEV,84 ;SET UP FOR TIMEOUT
578 002510 005705          TST    R5      ;DMC OR KMC?
579 002512 001003          BNE    38$      ;BR IF KMC

```

```

580 002514 012703 000006          MOV    #6,R3      ;R3 IS COUNT OF DEVICES BEFORE DMC
581 002520 000402          BR     48$      ;GO ON
582 002522 012703 000010          38$: MOV    #10,R3      ;R3 IS COUNT OF DEVICES BEFORE KMC
583 002526 012702 003010          48$: MOV    #DEVTAB,R2 ;R2 IS DEVICE TABLE PONTER
584 002532 012701 160010          MOV    #160010,R1 ;START WITH ADDRESS 160010
585 002536 005711          FLOAT1 TST    (R1)      ;CHECK ADDRESS IN R1
586 002540 111204          MOVB   (R2),R4 ;IF NO TIMEOUT, GET NEXT ADDRESS
587 002542 060401          ADD    R4,R1   ;IN R1
588 002544 005201          INC    R1      ;
589 002546 040401          BIC    R4,R1   ;
590 002550 005703          TST    R3      ;
591 002552 001371          BNE    FLOAT   ;ANY MORE DEVICES TO CHECK FOR?
592 002554 012737 002700 000004          MOV    #ERR,84 ;BR IF YES
593 002562 010137 003022          MOV    R1,XLOC ;OK ONLY DMC'S ARE LEFT, SET UP FOR TIMEOUT
594 002566 005735          FY:   TST    PE      ;SAVE FIRST DMC/KMC ADDRESS
595 002570 001005          BNE    18$      ;DMC OR KMC?
596 002572 032760 100000 000002          BIT    #BIT15,2(R0) ;BR IF KMC
597 002600 001014          BNE    SKIP    ;CHECK FOR DMC CSR
598 002602 000404          BR     28$      ;SKIP IF NOT DMC
599 002604 032760 100000 000002    18$: BIT    #BIT15,2(R0) ;ITS A DMC SO CONTINUE
600 002612 001407          BEQ    SKIP    ;CHECK FOR KMC CSR
601 002614 005711          28$: TST    (R1)      ;SKIP IF NOT KMC
602 002616 020137 001404          CMP    R1,DMCSR ;CHECK DMC ADDRESS
603 002622 001411          BEQ    OK      ;DOES IT MATCH
604 002624 062701 000010          ADD    #10,R1 ;BR IF YES
605 002630 000756          BR     FY      ;GET NEXT DMC ADDRESS
606 002632 062700 000010          SKIP: ADD    #10,RO ;DO IT AGAIN
607 002636 011037 001404          MOV    (R0),DMCSR ;SKIP TO NEXT CSR IN TABLE
608 002642 001470          BEQ    AUDONE ;GET NEXT CSR
609 002644 000750          BR     FY      ;BR IF DONE
610 002646 062700 000010          OK:   ADD    #10,R0 ;ELSE CONTINUE
611 002652 062737 000010 003022          ADD    #10,XLOC ;SKIP TO NEXT DMC CSR
612 002660 011037 001404          MOV    (R0),DMCSR ;UPDATE EXPECTED DMC/KMC ADDRESS
613 002664 001457          BEQ    AUDONE ;GET NEXT DMC/KMC CSR
614 002666 013701 003022          MOV    XLOC,R1 ;BR IF DONE
615 002672 000735          BR     FY      ;GET EXPECTED DMC/KMC ADDRESS
616 002674 122243          NODEVI CMPB   (R2)+,-(R3) ;CONTINUE
617 002676 000002          RTI    ;ON TIMEOUT, INC R2, DEC R3
618 002700 005737 001252          ERR:  TST    TEMP3   ;RETURN
619 002704 001014          BNE    18$      ;CHECK FLAG IF = 0 TYPE HEADER
620 002706 104402          TYPE   ;SKIP HEADER
621 002710 007223          CONERR ;TYPEOUT HEADER MESSAGE
622 002712 012737 002700 001276          MOV    #ERR,SAVPC ;CONFIGURATION ERROR!!!!
623 002720 104411          CNVRT   ;SAVE PC FOR TYPEOUT
624 002722 002770          ERRPC   ;TYPE OUT ERROR PC
625 002724 104402          TYPE   ;TYPE REST OF HEADER
626 002726 007277          CNERR   ;
627 002730 012737 177777 001252          MOV    #1,TEMP3 ;SET FLAG SO IT ONLY GETS TYPED ONCE
628 002736 010137 001262    18$: MOV    R1,SAVPI ;SAVE R1 FOR TYPEOUT
629 002742 104410          CONTAB ;TYPE CSR VALUES
630 002744 002776          CONTAB ;DMC OR KMC ?
631 002746 005705          TST    R5      ;BR IF KMC
632 002750 001003          BNE    38$      ;CONTINUE
633 002752 104402          TYPE   ;
634 002754 007320          DMCN   ;
635 002756 000402          BR     48$      ;CONTINUE

```

```

636 002760 104402      38:   TYPE
637 002762 007330      KNCM
638 002764 022626      45:   CMP (SP)+,(SP)+ ;ADJUST STACK
639 002766 000727      BR OK ;BR TO GET OUT
640 002770 000001      ERPC: 1
641 002772 006 002      .BYTE 6,2
642 002774 001276      SAVPC
643 002776 000002      CONTAB: 2
644 003000 006 004      .BYTE 6,4
645 003002 003022      XLOC
646 003004 006 002      .BYTE 6,2
647 003006 001404      DHCSR
648 003010 007      DEVTAB: .BYTE 7 ;DJ
649 003011 017      .BYTE 17 ;DH
650 003012 007      .BYTE 7 ;DQ
651 003013 007      .BYTE 7 ;DU
652 003014 007      .BYTE 7 ;DUP
653 003015 007      .BYTE 7 ;LK
654 003016 007      .BYTE 7 ;DMC
655 003017 007      .BYTE 7 ;DZ
656 003020 007      .BYTE 7 ;KMC
657      003022      ,EVEN
658 003022 000000      XLOC: 0
659 003024 005705      AUDONE: TST R5 ;DMC?
660 003026 001005      BNE 18 ;BR IF KMC AND ALL DONE
661 003030 012705 177777      MOV #-1,R5 ;SET RS TO -1 (KMC)
662 003034 012700 001500      MOV #DM,MAP,RO ;RESET RO TO START OF TABLE
663 003040 000602      BR AUSTRT ;GO DO KMC'S
664 003042 012637 000006      18:   MOV (SP)+,$#6 ;RESTORE LOC 6
665 003046 012637 000004      MOV (SP)+,$#4 ;RESTORE LOC 4
666 003052 032737 000010 001236      BIT #$W03,STRTSW ;SELECT SPECIFIC DEVICES??
667 003060 001422      BEQ 38 ;BR IF NO,
668 003062 104402 006144      TYPE ,MNEW ;TYPE THE MESSAGE.
669 003066 005000      CLR R0 ;ZERO DATA LIGHTS
670 003070 000000      HALT ;WAIT FOR USER TO TELL WHAT DEVICES TO RUN
671 003072 027737 176104 001312      CMP $SWR,SAVACT ;IS THE NUMBER VALID?
672 003100 101404      BLOS 28 ;BR IF NUMBER IS ON,
673 003102 104402 006005      TYPE ,MERR3 ;TELL USER OF INVALID NUMBER,
674 003106 000000      HALT ;STOP EVERY THING.
675 003110 000776      BR #-2 ;RESTART THE PROGRAM AGAIN,
676 003112 017737 176064 001306      28:   MOV $SWR,DMACTV ;GET NEW DEVICE PATTERN
677 003120 013700 001306      MOV DMACTV,RO ;SHOW THE USER WHAT HE SELECTED.
678 003124 000000      HALT ;CONTINUE DYNAMIC SWITCHES.
679 003126 012700 000300      38:   MOV #300,RO ;PREPARE TO CLEAR THE FLOATING
680 003132 012701 000302      MOV #302,RI ;VECTOR AREA, 300=776
681 003136 010120      48:   MOV R1,(R0)+ ;START PUTTING "PC-2 = HALT"
682 003140 005021      CLR (R1)+ ;IN VECTOR AREA.
683 003142 022021      CMP (R0)+,(R1)+ ;POP POINTERS
684 003144 022700 001000      CMP #1000,RO ;ALL DONE??
685 003150 001372      BNE 48 ;BR IF NO.
686
687      ;TEST START AND RESTART
688      -----
689
690 003152 012706 001200      ,BEGIN: MOV #STACK,SP ;SET UP STACK
691 003156 013746 000006      MOV #8,-(SP) ;SAVE LOC 6

```

```

692 003162 013746 000004      MOV #8,-(SP) ;SAVE LOC 4
693 003166 005000      CLR R0 ;START AT 0
694 003170 012737 003234 000004      MOV #28,$84 ;SET UP FOR TIME OUT
695 003176 005037 000006      CLR #4 ;TO AUTOSIZE MEMORY
696 003202 005720      68:   TST (R0)+ ;CHECK ADDRESS IN RO
697 003204 022700 157776      CMP #157776,RO ;IS IT AT LEAST 28K
698 003210 001374      BNE 68 ;BR IF NO
699 003212 162700 007776      SUB #7776,RO ;SAVE 2K FOR MONITORS
700 003216 010037 001304      78:   MOV RO,MEMLIM ;STORE MEMORY LIMIT
701 003222 012637 000004      MOV (SP)+,$#4 ;RESTORE LOC 4
702 003226 012637 000006      MOV (SP)+,$#6 ;RESTORE LOC 6
703 003232 000413      BR 108 ;CONTINUE
704 003234 022626      28:   CMP (SP)+,(SP)+ ;ADJUST STACK
705 003236 162700 000004      SUB #4,RO ;GET LAST GOOD ADDRESS
706 003242 162700 007776      SUB #7776,RO ;SAVE 2K FOR MONITORS
707 003246 022700 030000      CMP #30000,RO ;IS IT 8K?
708 003252 001361      BNE 78 ;BR IF NO
709 003254 012700 037400      MOV #37400,RO ;IF 8K DON'T SAVE 2K
710 003260 000756      BR 78 ;
711 003262 012737 000340 177776      108:  MOV #340,PS ;LOCK OUT INTERRUPTS
712 003270 032737 000004 001236      BIT #BIT2,STRTSW ;CHECK FOR LOCK ON TEST
713 003276 001411      BEQ 18 ;BR IF NO LOCK DESIRED.
714 003300 104402 006043      TYPE ,MLOCK ;TYPE LOCK SELECTED,
715 003304 012737 000240 003612      MOV #NOP,TTST ;ADJUST SCOPE ROUTINE.
716 003312 012737 000240 003614      MOV #NUP,TTST+2 ;SET UP TO LOCK
717 003320 000406      BR 38 ;CONTINUE ALONG,
718 003322 013737 003730 003612      18:   MOV BRW,TTST ;PREPARE NORMAL SCOPE ROUTINE
719 003330 013737 003732 003614      MOV BRX,TTST+2 ;LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP
720 003336 012737 010060 001214      38:   MOV #CYCLE,RETURN ;START AT "CYCLE" FIND WHICH DEVICE TO TEST
721 003344 032737 000002 001236      48:   BIT #$W01,STRTSW ;IS TEST NO. SELECTED?
722 003352 001002      BNE 58 ;BR IF YES
723 003354 104402 005755      TYPE ,MR ;TYPE R
724 003360 000177 175630      58:   JMP #RETURN ;START TESTING

```

```

725          ;END OF PASS
726          ;TYPE NAME OF TEST
727          ;UPDATE PASS COUNT
728          ;CHECK FOR EXIT TO ACT-11
729          ;PESTART TEST
730
731 003364 000005          .EOP: RESET      ;MAKE THE WORLD CLEAN AGAIN,
732 003366 005037 001234    CLR  LSTERR   ;CLEAR LAST ERROR PC
733 003372 105037 001325    CLR  ERRFLG   ;CLEAR ERROR FLAG
734 003376 005237 001230    INC  PASCNT   ;UPDATE PASS COUNT
735 003402 013777 001230 175570    MOV  PASCNT,@DISPLAY ;DISPLAY PASS COUNT
736 003410 104402 005733    TYPE ,MEPASS  ;TYPE END PASS
737 003414 104402 006072    TYPE ,MCNSR   ;TYPE CSR
738 003420 104411 003546    CNVRT ,XCSR   ;SHOW IT
739 003424 104402 006100    CNVRT ,XVEC   ;TYPE VECTOR
740 003430 104411 003554    CNVRT ,XVEC   ;SHOW IT
741 003434 104402 006106    CNVRT ,MPASSX ;TYPE PASSES
742 003440 104411 003562    CNVRT ,XPASS  ;SHOW IT
743 003444 104402 006117    CNVRT ,MERRX  ;TYPE ERRORS
744 003450 104411 003570    CNVRT ,XERR   ;SHOW IT
745 003454 013700 001322    MOV  MILK,RO  ;GET POINTER TO PASS COUNT
746 003460 013720 001230    MOV  PASCNT,(R0)+ ;STORE PASS COUNT FOR THIS DMC11
747 003464 013720 001232    MOV  ERRCNT,(R0)+ ;STORE ERROR COUNT FOR THIS DMC11
748 003470 005337 001314    DEC  SAVNUM   ;ARE ALL DEVICES TESTED?
749 003474 001017          BNE  RESTRT   ;BR IF NO.
750 003476 112737 000377 001327    MOVB #377,QV,FLG ;SET THE QUICK VERIFY FLAG,
751 003504 013737 001310 001314    MOV  DMNUM,SAVNUM ;RESTORE THE COUNT
752 003512 013701 000042    MOV  #042,R1  ;CHECK FOR ACT-11 OR DDP
753 003516 001406          BEQ  RESTRT   ;IF NOT, CONTINUE TESTING
754 003520 000005          RESET      ;STOP THE SHOW--CLEAR THE WORLD
755 003522
756 003522 004711          SENDAD: JSR  PC,(R1)
757 003524 000240          NOP
758 003526 000240          NOP
759 003530 000240          NOP
760 003532 000240          NOP
761 003534 012737 010060 001214    RESTRT: MOV  #CYCLE,RETURN ;CYCLE,RETURN
762 003542 000137 010060    JMP  CYCLE
763 003546 000001          XCSR: 1
764 003550 006             .BYTE 6,2
765 003552 001404          DMCSR
766 003554 000001          XVEC: 1
767 003556 004             .BYTE 4,2
768 003560 001374          DMRVEC
769 003562 000001          XPASS: 1
770 003564 006             .BYTE 6,2
771 003566 001230          PASCNT
772 003570 000001          XERR: 1
773 003572 006             .BYTE 6,2
774 003574 001232          ERRCNT
775
776          ;SCOPE LOOP AND INTERATION HANDLER
777          ;-----
778
779 003576 004737 007606    .SCOPE: JSR  PC,CKSWR ;CHECK FOR SOFT SWR
780 003602 010016          MOV  R0,(SP) ;SAVE RO ON THE STACK

```

```

781 003604 032777 040000 175370    TTST: BIT  #BIT14,B$WR ;"LOOP ON THIS TEST"?
782 003612 001407    BEQ  18 ;BR IF NO. (IF LOCK SW01=1; THIS LOC =240)
783 003614 000437    BR   38 ;GOTO 38 (IF LOCK SW01=1; THIS LOC =240)
784 003616 005737 003734    TST  DONE   ;WAS TKCSR DONE SET?
785 003622 001434    BEQ  38 ;BR IF NO (LOCKED ON TEST)
786 003624 005037 003734    CLR  DONE   ;YES, CLEAR FLAG
787 003630 000415    BR   28 ;GO TO NEXT TEST
788 003632 032777 004000 175342    18: BIT  #SW11,B$WR ;DELETE ITERATION? (QUICK PASS)
789 003640 001011    BNE  28 ;BR IF YES
790 003642 105737 001327    TSTB QV,FLG ;HAVE PASSES BEENCOMPLETED?
791 003646 001406    BEQ  28 ;BR IF QUICK PASS,
792 003650 005237 001224    INC  LPCNT   ;UPDATE ITERATION COUNTER
793 003654 023737 001224 001222    CMP  LPCNT,ICOUNT ;ARE ALL ITERATIONS DONE??
794 003662 101414    BLO8 38 ;BR IF NOT YET
795 003664 105037 001325    CLR  ERRFLG ;PREPARE FOR NEW TEST
796 003670 005037 001224    CLR  LPCNT ;START ICOUNTER AT 0
797 003674 005037 001220    CLR  LOCK
798 003700 012737 000020 001222    MOV  #20,ICOUNT ;RESET ITERATIONS
799 003706 013737 001216 001214    MOV  NEXT,RETURN ;GET NEXT TEST
800 003714 011600          38: MOV  (SP),R0 ;POP RO OFF OF THE STACK
801 003716 022626          PDP2SP ;FAKE AN "RTI"
802 003720 013701 001404    MOV  DMCSR,R1 ;R1 CONTAINS BASE DMC ADDRESS
803 003724 000177 175264    JMP  @RETURN ;GO DO THE TEST
804 003730 001407          BRW: 1407
805 003732 000437          BRX: 437
806 003734 000000          DONE: 0
807
808          ;CHECK FOR FREEZE ON CURRENT DATA
809          ;-----
810
811 003736 004737 007606    .SCOPI: JSR  PC,CKSWR ;CHECK FOR SOFT SWR
812 003742 032777 001000 175232    BIT  #SH09,B$WR ;IS SH09=1(SET)?
813 003750 001405    BEQ  18 ;BR IF NOT SET,
814 003752 005737 001220    TST  LOCK
815 003756 -001402          BEQ  18
816 003760 013716 001220    MOV  LOCK,(SP) ;GOTO THE ADDRESS IN LOCK.
817 003764 000002          18: RTI   ;GO BACK,
818
819          ;TELETYPE OUTPUT ROUTINE
820          ;-----
821
822 003766 010546          .TYPE: MOV  R5,-(SP) ;SAVE R5 ON THE STACK,
823 003770 017605 000002    MOV  #2,(SP),R5 ;GET ADDRESS OF MESSAGE.
824 003774 062766 000002 000002    ADD  #2,2(SP) ;POP OVER ADDRESS,
825 004002 005737 010016    48: TST  SWFLG ;SOFT SWR MESSAGE?
826 004006 001004          BNE  18 ;IF YES TYPE IT OUT REGARDLESS OF SW12
827 004010 032777 010000 175164    BIT  #SW12,B$WR ;INHIBIT ALL PRINT OUT???
828 004016 001012          BNE  38 ;BR IF NO PRINT OUT WANTED (SW12=1)
829 004020 105715          18: TSTB (R5) ;IS NUMBER MINUS? (MSB=1(BIT7))
830 004022 100002          BPL  28 ;BR IF NUMBER IS PLUS
831 004024 104402 005672    TYPE ,MCRLF ;TYPE A CR/LF!
832 004030 105777 175154    28: TSTB @TPCSR ;TTY READY?
833 004034 100375          BPL  28 ;BR IF NO,
834 004036 112577 175150    MOVB (R5)+,@TPDBR ;PRINT CURRENT CHAR,
835 004042 001357          BNE  48 ;IF NOT ZERO KEEP PRINTING!
836 004044 012605          38: MOV  (SP)+,R5 ;END OF OUTPUT, RESTORE R5

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 18
DZDME,P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0037

837 004046 000002 RTI ;GU HOME
838 ;-----
839
840 004050 010346 .INSTR: MOV R3,-(SP) ;SAVE R3 ON STACK
841 004052 010446 MOV R4,-(SP) ;SAVE R4 ON STACK
842 004054 017637 000004 004072 MOV #4(SP),MSG
843 004062 062766 000002 000004 ADD #2,4(SP)
844 004070 104402 .INST1: TYPE
845 004072 000000 .MSG1: 0
846 004074 012704 007502 MOV \$INBUF,R4
847 004100 012703 000007 MOV #7,R3
848 004104 105777 175074 18: TSTB #TKCSR
849 004110 100375 BPL 18
850 004112 117714 175070 MOV #TKDBR,(R4)
851 004116 142714 000200 BICB #200,(R4)
852 004122 122427 000015 CMPB (R4),#15
853 004126 001417 BEQ INSTR2
854 004130 105777 175054 28: TSTB #TPCSR
855 004134 100375 BPL 28
856 004136 017777 175044 175046 MOV #TKDBR,#TPDBR
857 004144 005303 DEC R3
858 004146 001356 BNE 16
859 004150 012604 MOV (SP)+,R4
860 004152 012603 MOV (SP)+,R3
861 004154 104402 005666 .INSTE: TYPE ,MQM
862 004160 010346 MOV R3,-(SP)
863 004162 010446 MOV R4,-(SP)
864 004164 000741 BR ,INST1
865 004166 012604 INSTR2: MOV (SP)+,R4 ;RESTORE R4
866 004170 012603 MOV (SP)+,R3 ;RESTORE R3
867 004172 000002 RTI
868
869 ;CONVERT ASCII STRING TO OCTAL
870 ;-----
871
872 004174 010546 .PARAM1: MOV R5,-(SP)
873 004176 010446 MOV R4,-(SP)
874 004200 016605 000004 MOV 4(SP),R5
875 004204 012537 004364 MOV (R5),,LOLIM
876 004210 012537 004366 MOV (R5),,HILIM
877 004214 012537 004370 MOV (R5),,DEVADR
878 004220 112537 004372 MOVB (R5),,LOBITS
879 004224 112537 004373 MOVB (R5),,ADRCNT
880 004230 010566 000004 MOV R5,4(SP)
881 004234 005005 PARAM1: CLR R5
882 004236 012704 007502 MOV \$INBUF,R4
883 004242 122714 000015 CMPB #15,(R4)
884 004246 001420 BEQ PARERR
885 004250 121427 000060 18: CMPB (R4),#60
886 004254 002415 BLT PARERR
887 004256 121427 000067 CMPB (R4),#67
888 004262 003012 BGT PARERR
889 004264 142714 000060 BICB #60,(R4)
890 004270 152405 BISB (R4),,R5
891 004272 122714 000015 CMPB #15,(R4)
892 004276 001406 BEQ LIMITS

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 19
DZDME,P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0038

893 004300 006305 ASL R5
894 004302 006305 ASL R5
895 004304 006305 ASL R5
896 004306 000760 BR 18
897 004310 104404 PARERR: INSTER
898 004312 000750 BR PARAM1
899
900 ;TEST TO SEE IF NUMBER IS WITHIN LIMITS
901 ;-----
902
903 004314 020537 004366 LIMITS: CMP R5,HILIM
904 004320 101373 BHI PARERR
905 004322 020537 004364 CMP R5,LOLIM
906 004326 103770 BLO PARERR
907 004330 133705 004372 BITB LOBITS,R5
908 004334 001365 BNE PARERR
909
910 ;STORE NUMBER AT SPECIFIED ADDRESS
911
912 004336 013704 004370 18: MOV DEVADR,R4
913 004342 010524 MOV R5,(R4)+
914 004344 062705 000002 ADD #2,R5
915 004350 105337 004373 DECB ADRCNT
916 004354 001372 BNE 18
917 004356 012604 MOV (SP)+,R4
918 004360 012605 MOV (SP)+,R5
919 004362 000002 RTI
920 004364 000000 LOLIM: 0
921 004366 000000 HILIM: 0
922 004370 000000 DEVADR: 0
923 004372 000000 LOBITS: 0
924 004373 ADRCNT=LOBITS+1
925
926 ;SAVE PC OF TEST THAT FAILED AND R0=R5
927 ;-----
928
929 004374 016637 000004 001276 .SAV051: MOV 4(SP),SAVPC ;SAVE R7 (PC)
930
931 ;SAVE R0=R5
932
933 004402 010537 001272 SAV051: MOV R5,SAVR5 ;SAVE R5
934 004406 010437 001270 MOV R4,SAVR4 ;SAVE R4
935 004412 010337 001266 MOV R3,SAVR3 ;SAVE R3
936 004416 010237 001264 MOV R2,SAVR2 ;SAVE R2
937 004422 010137 001262 MOV R1,SAVR1 ;SAVE R1
938 004426 010037 001260 MOV R0,SAVR0 ;SAVE R0
939 004432 000002 RTI ;LEAVE,
940
941 ;RESTORE R0=R5
942
943 004434 013700 001260 .RES051: MOV SAVR0,R0 ;RESTORE R0
944 004440 013701 001262 MOV SAVR1,R1 ;RESTORE R1
945 004444 013702 001264 MOV SAVR2,R2 ;RESTORE R2
946 004450 013703 001266 MOV SAVR3,R3 ;RESTORE R3
947 004454 013704 001270 MOV SAVR4,R4 ;RESTORE R4
948 004460 013705 001272 MOV SAVR5,R5 ;RESTORE R5

```

949 004464 000002          RTI           ;LEAVE
950
951
952
953
954 004466 104402 005672  .CONVR1 TYPE  ,MCRLF
955 004472 010046  .CNVRT1 MOV   R0,(SP)
956 004474 010146  .MOV   R1,-(SP)
957 004476 010346  .MOV   R3,-(SP)
958 004500 010446  .MOV   R4,-(SP)
959 004502 010546  .MOV   R5,-(SP)
960 004504 017601 000012  .MOV   @12(SP),R1
961 004510 062766 000002  ADD   #2,12(SP)
962 004516 012137 004710  .MOV   (R1)+,WRDCNT
963 004522 112137 004712  18:  MOVB  (R1)+,CHRCNT
964 004526 112137 004713  .MOVB  (R1)+,SPACNT
965 004532 013137 004714  .MOV   @R1+,BINWRD
966 004536 122737 000003  CMPB  #3,CHRCNT
967 004544 001003
968 004546 042737 177400 004714  BNE   28
969 004554 013704 004714  .BIC   #177400,BINWRD
970 004560 113705 004712  29:  MOVB  BINWRD,R4
971 004564 012700 001416  .MOVB  CHRCNT,R5
972 004570 010403
973 004572 042703 177770 39:  MOV   #TEMP,R0
974 004576 062703 000060  .MOV   R4,R3
975 004602 110320
976 004604 000241
977 004606 006004
978 004610 000241
979 004612 006004
980 004614 000241
981 004616 006004
982 004620 005305
983 004622 001362
984 004624 012703 007544  48:  CLC
985 004630 114023
986 004632 105337 004712  DEC   CHRCNT
987 004636 001374
988 004640 105737 004713  BNE   46
989 004644 001405
990 004646 112723 000040  58:  TSTB  SPACNT
991 004652 105337 004713  BEQ   66
992 004656 001373
993 004660 105013
994 004662 104402 007544  68:  CLR8  (R3)
995 004666 005337 004710  TYPE  ,MDATA
996 004672 001313
997 004674 012605
998 004676 012604
999 004700 012603
1000 004702 012601
1001 004704 012600
1002 004706 000002
1003 004710 000000
1004 004712 000000
                               WRDCNT: 0
                               CHRCNT: 0

```

```

1005 004713
1006 004714 000000
1007
1008
1009
1010
1011
1012
1013
1014 004716 011646
1015 004720 162716 000002
1016 004724 017616 000000
1017 004730 006316
1018 004732 042716 177001
1019 004736 062716 001330
1020 004742 017616 000000
1021 004746 000136
1022
1023
1024
1025
1026 004750 004737 007606
1027 004754 032777 010000 174220
1028 004762 014046
1029 004764 105777 174220
1030 004770 100003
1031 004772 112777 000207 174212
1032 005000 032777 020000 174174
1033 005006 001105
1034 005010 021637 001234
1035 005014 001404
1036 005016 011637 001234
1037 005022 105037 001325
1038 005026 104406
1039 005030 011605
1040 005032 162705 000002
1041 005036 011504
1042 005040 006304
1043 005042 061504
1044 005044 006304
1045 005046 042704 177001
1046 005052 062704 031660
1047 005056 012437 005172
1048 005062 012437 005204
1049 005066 011437 005216
1050 005072 105737 001325
1051 005076 001403
1052 005100 005737 005216
1053 005104 001040
1054 005106 104402 005672
1055 005112 104402 005672
1056 005116 005737 001220
1057 005122 001402
1058 005124 104402 006142
1059 005130 104402 006130
1060 005134 104411 005330
                               SPACNT=CHRCNT+1
                               BINWRD: 0
                               ;TRAP DISPATCH SERVICE
                               ;ARGUMENT OF TRAP IS EXTRACTED
                               ;AND USED AS OFFSET TO OBTAIN POINTER
                               ;TO SELECTED SUBROUTINE
                               .TRPSR: MOV   (SP),-(SP)      ;GET PC OF RETURN
                               SUB   #2,(SP)       ;=PC OF TRAP
                               MOV   0(SP),(SP)    ;GET TRP
                               TRPOK: ASL   (SP)       ;MULTIPLY TRAP ARG BY 2
                               BIC   #177001,(SP)  ;CLEAR UNWANTED BITS
                               ADD   #,TRPTAB,(SP)  ;POINTER TO SUBROUTINE ADDRESS
                               MOV   0(SP),(SP)    ;SUBROUTINE ADDRESS
                               JMP   0(SP)+        ;GO TO SUBROUTINE
                               ;ERROR HANDLER
                               ;=====
                               .HLT1: JSR   PC,CKSRR ;CHECK FOR SOFT SWR
                               BIT   #SW12,0SWR ;BELL ON ERROR?
                               BEQ   XBX   ;BR IF NO BELL
                               TSTB  QTPCSR ;TTY READY.
                               BPL   XBX   ;DON'T WAIT IF TTY NOT READY,
                               MOV   #207,0TPDBR ;PUSH A BELL AT THE TTY.
                               XBX:  BIT   #SW13,0SWR ;DELETE ERROR PRINT OUT?
                               BNE   HALTS ;BR IF NO PRINT OUT WANTED.
                               CHP   (SP),LSTERR ;WAS THIS ERROR FOUND LAST TIME?
                               BEQ   18    ;BR IF YES
                               MOV   (SP),LSTERR ;RECORD BEING HERE
                               CLR8  ERRFLG ;PREPARE HEADER
                               SAV05: MOV   (SP),R5      ;SAVE ALL PROC REGISTERS
                               SUB   #2,R5       ;GET THE PC OF ERROR
                               MOV   (R5),R4      ;GET ADDRESS OF TRAP CALL
                               ASL   R4         ;GET HLT INSTRUCTION
                               ADD   (R5),R4      ;MULT BY TWO
                               ASL   R4         ;DOUBLE IT
                               ASL   R4         ;MULT AGAIN
                               BIC   #177001,R4  ;CLEAR JUNK
                               ADD   #,ERRTAB,R4  ;GET POINTER
                               MOV   (R4)+,ERRMSG ;GET ERROR MESSAGE
                               MOV   (R4)+,DATAHD ;GET DATA HEADER
                               MOV   (R4),DATABP ;GET DATA TABLE
                               TSTB  ERRFLG ;TYPE HEADREER
                               BEQ   TYPMSG; ;BR IF YES
                               TST   DATABP ;DOES DATA TABLE EXIST?
                               BNE   TYPDAT ;BR IF YES.
                               TYPMSG: TYPE  ,MCRLF
                               TYPE  ,MCRLF
                               TST   LOCK
                               BEQ   18
                               TYPE  ,MASTER
                               TYPE  ,MTSTN
                               CNVRT  XTSTN ;SHDW IT

```

```

1061 005140 104402 006217      TYPE ,MERRPC      ;TYPE PC,
1062 005144 104411 005322      CNVRT ,ERTABU    ;SHOW IT
1063 005150 104402 005672      TYPE ,MCRLF    ;GIVE A CR/LF
1064 005154 112373 177777 001325  MOVB #-1,ERRFLG ;NO MORE HEADEN UNLESS NO DATA TABLE,
1065 005162 005737 005172      TST  ERRMSG   ;IS THERE AN ERROR MESSAGE?
1066 005166 001402           BEQ  WRKO,FM  ;BR IF NO,
1067 005170 104402           TYPE             ;TYPE
1068 005172 000000           ERRMSG: 0      ;ERROR MESSAGE
1069 005174           WRKO,FM:          ;
1070 005174 005737 005204      TST  DATAHD    ;DATA HEADER?
1071 005200 001402           BEQ  TYPDAT   ;BR IF NO
1072 005202 104402           TYPE             ;TYPE
1073 005204 000000           DATAHD: C      ; DATA HEADER
1074 005206 005737 005216      TYPDAT: TST  DATABP    ;DATA TABLE?
1075 005212 001402           BEQ  RESREG   ;BR IF NO,
1076 005214 104410           CUNVRT          ;SHOW
1077 005216 000000           DATABP: 0      ; DATA TABLE
1078 005220 104407           RESREG: RES05  ;RESTORE PROC REGISTERS
1079 005222 022737 003522 000042  HALTSI CMP  #ENDAD,0#42 ;IF ACT=11 AUTOMATIC MODE, HALT!
1080 005230 001403           BEQ  18        ;
1081 005232 005777 173744      TST  #SWR     ;HALT ON ERROR?
1082 005236 100005           BPL  EXITER   ;BR IF NO HALT ON ERROR
1083 005240 010046           18: PUSHRO 2(SP),RO ;SAVE RO
1084 005242 016600 000002      MOV   HALT      ;SHOW ERROR PC IN DATA LIGHTS
1085 005246 000000           POPRO          ;HALT
1086 005250 012600           EXITER: INC  ERRCNT  ;UPDATE ERROR COUNT
1087 005252 005237 001232      BIT  #SW08,#SWR ;GOTO TOP OF TEST?
1088 005256 032777 000400 173716  BNE  18        ;BR IF YES
1089 005264 001007           BIT  #SW10,#SWR ;GOTO NEXT TEST?
1090 005266 032777 002000 173706  BEQ  28        ;BR IF NO
1091 005274 001411           MOV   NEXT,RETURN ;SET FOR NEXT TEST
1092 005276 013737 001216 001214  18: MOV   #STACK,SP ;SET UP R1
1093 005304 012706 001200           RTI             ;GOTO SPECIFIED TEST
1094 005310 013701 001404           MOV   DMCSR,R1 ;SET UP R1
1095 005314 000177 173674           JMP   #RETURN  ;RETURN
1096 005320 000002           28: RTI             ;RETURN
1097 005322 000001           ERATABO: 1      ;=====
1098 005324 006    002           .BYTE 6,2        ;
1099 005326 001276           SAVPC          ;
1100 005330 000001           XTSTN: 1      ;
1101 005332 003    002           .BYTE 3,2        ;
1102 005334 001226           TSTNO          ;ENTER HERE ON POWER FAILURE
1103
1104
1105
1106

1107 005336           .PFAIL:          ;
1108 005336 012737 005350 000024  MOV   #RESTART,24 ;SET UP FOR POWER UP TRAP
1109 005344 000000           HALT            ;HALT ON POWER DOWN NORMAL
1110 005346 000777           BR               ;
1111
1112
1113
1114 005350           RESTAR:          ;
1115 005350 012737 005336 000024  MOV   #,PFAIL,24 ;SET UP FOR POWER FAILURE
1116 005356 012706 001200           MOV   #STACK,SP ;RESET THE STACK POINTER

```

```

1117 005362 013701 001404      MOV   DMCSR,R1  ;RESTORE R1
1118 005366 005037 001416      CLR   TEMP      ;READY FOR TIMER
1119 005372 005237 001416      INC   TEMP      ;PLUS ONE TO THE TIMER!
1120 005376 001375           BNE  #-4       ;BR IF MORE TO GO
1121 005400 104402 005675      TYPE ,MPFAIL  ;TYPE THE MESSAGE
1122 005404 104411 005430      CNVRT ,PTTAB   ;TELL WHAT TEST TO RETURN TO,
1123 005410 105037 001325      CLRB  ERRFLG  ;START CLEAN
1124 005414 005037 001234      CLR   LSTERR   ;*****
1125 005420 005011           CLR   (R1)     ;CLEAR MAINT BITS
1126 005422 104412           HSTCLR          ;START CLEAN UP OF DEVICE
1127 005424 000177 173564      JMP   #RETURN  ;START DOING THAT TEST AGAIN.
1128 005430 000001           PFTAB: 1      ;
1129 005432 003    002           .BYTE 3,2        ;
1130 005434 001226           TSTNO          ;
1131
1132 005436           .DELAY:          ;
1133 005436 012777 000020 173746  MOV   #20,#DMPO4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1134 005444 104414           ROMCLK 121111 ;POKE CLOCK DELAY BIT
1135 005446 121111           18: ROMCLK 121224 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1136 005450
1137 005450 104414           BIT   #BIT4,#DMPO4 ;PORT4:IBUS#11
1138 005452 121224           18: BIT   #BIT4,#DMPO4 ;IS CLOCK BIT SET?
1139 005454 032777 000020 173730  BEQ  18        ;BR IF NO
1140 005462 001772           RTI             ;
1141 005464 000002           1142
1143 005466           .MSTCLR:          ;
1144 005466 152777 000100 173712  BISS  #BIT6,#DMCSRH ;SET MASTER CLEAR
1145 005474 142777 000300 173704  BICB  #BIT6#BIT7,#DMCSRH ;CLEAR MASTER CLEAR AND RUN
1146 005502 000002           RTI             ;RETURN
1147
1148 005504           .ROMCLK:          ;
1149 005504 152777 000002 173674  BISS  #BIT1,#DMCSRH ;SET ROMI
1150 005512 013677 173676           MOV   0(SP),#DMPO6 ;LOAD INSTRUCTION IN SEL6
1151 005516 062746 000002           ADD   #2,-(SP) ;ADJUST STACK
1152 005522 032777 000100 173452  BIT   #SW06,#SWR ;HALT IF SW06 =1
1153 005530 001401           BEQ  18        ;BR IF SW06 =0
1154 005532 000000           HALT            ;HALT BEFORE CLOCKING INSTRUCTION
1155 005534 152777 000003 173644  18: BISS  #BIT1#BIT0,#DMCSRH ;CLOCK INSTRUCTION
1156 005542 142777 000007 173636  BICB  #BIT2#BIT1#BIT0,#DMCSRH ;CLEAR ROM0, ROM1, STEP
1157 005550 000002           RTI             ;
1158
1159 005552           .DATACLK:          ;
1160 005552 013637 001416           MOV   0(SP)+,TEMP ;PUT TICK COUNT IN TEMP
1161 005556 062746 000002           ADD   #2,-(SP) ;ADJUST STACK
1162 005562 152777 000020 173616  18: BISS  #BIT4,#DMCSRH ;SET STEP LU
1163 005570 027777 173610 173606  CMP   #DMCSR,#DMCSR ;WASTE TIME
1164 005576 142777 000020 173602  BICB  #BIT4,#DMCSRH ;CLEAR STEP LU
1165 005604 005337 001416           DEC   TEMP      ;DEC TICK COUNT
1166 005610 001364           BEQ  18        ;BR IF NOT DONE
1167 005612 000002           RTI             ;RETURN
1168 005614 000001           38: BLKW 1      ;
1169
1170 005616           .TIMER:          ;
1171 005616 013637 001416           MOV   0(SP)+,TEMP ;MOVE COUNT TO TEMP
1172 005622 062746 000002           ADD   #2,-(SP) ;ADJUST STACK

```

```

1173 005626 104414          1st    ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC#5304
1174 005626 021364          021364
1175 005630 021364
1176 005632 032777 000002 173552      BIT #2,BDMPO4 ;IS PGM CLOCK BIT CLEAR?
1177 005640 001772          BEQ 16   ;BR IF YES
1178 015642
1179 005642 104414          2st    ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC#5304
1180 005644 021364          021364
1181 005646 032777 000002 173536      BIT #2,BDMPO4 ;IS PGM CLOCK BIT SET?
1182 005654 001372          BNE 26   ;BR IF YES
1183 005656 005337 001416          DEC TEMP   ;DEC COUNT
1184 005662 001361          BNE 1$   ;BR IF NOT DONE
1185 005664 000002          RTI   ;RETURN

1186
1187 005666 020040 000077          MQM: .ASCIZ  /?/
(2) 005672 005015 000          MCRLF: .ASCIZ <15><12>
(2) 005675 377   053520 020122      MFFAIL: .ASCIZ <377>/PWR FAILED, RESTART AT TEST /
(2) 005733 377   047105 020104      MEPASS: .ASCIZ <377>/END PASS DZDME /
(2) 005755 377   000122          MRI: .ASCIZ <377>/R/
(2) 005760 047377 020117 042504      MERR2: .ASCIZ <377>/NO DEVICES PRESENT,/
(2) 006005 377   047111 052523      MERR3: .ASCIZ <377>/INSUFFICIENT DATA1/
(2) 006031 377   042524 052123      MTSTPC: .ASCIZ <377>/TEST PC=/
(2) 006043 377   047514 045503      MLOCK1: .ASCIZ <377>/LOCK DN SELECTED TEST/
(2) 006072 051503 035122 000040      MCSRX1: .ASCIZ /CSR1 /
(2) 006100 042526 035103 000040      MVECX1: .ASCIZ /VEC1 /
(2) 006106 040520 051523 051505      MPASSX1: .ASCIZ /PASSES1 /
(2) 006117 105   051122 051117      MERRX1: .ASCIZ /ERRORS1 /
(2) 006130 042524 052123 047040      MTSTN1: .ASCIZ /TEST NO1 /
(2) 006142 000052          MASTEK: .ASCIZ //-
(2) 006144 051777 052105 051440      MNEW1: .ASCIZ <377>/SET SWITCH REG TO DMC11'S DESIRED ACTIVE,/
(2) 006217 120   035103 000040      MERRPC: .ASCIZ /PC1 /
(2) 006224 020212 020040 020040      XHEAD: .ASCII <212> MAP OF DMC11 STATUS/
(2) 006263 377   020040 020040      .ASCII <377> -----
(2) 006322 020212 050040 020103      .ASCII <212> PC   CSR  STAT1  STAT2  STAT3/
(2) 006374 026777 026455 026455      .ASCII <377> ----- -----
(2) 006450 044377 035317 046440      NUM: .ASCIZ <377>/HOW MANY DMC11'S TO BE TESTED?/
(2) 006510 041777 051123 040440      CSR: .ASCIZ <377>/CSR ADDRESS?/
(2) 006526 053377 041505 047524      VEC: .ASCIZ <377>/VECTOR ADDRESS?/
(2) 006547 377   051102 050040      PPIO: .ASCIZ <377>/BR PRIORITY LEVEL? (4,5,6,7)?/
(2) 006606 044777 020106 046504      CRAM: .ASCIZ <377>/IF DMC HAS CRAM (M8204) TYPE "Y", IF CRUM (M8200) TYPE "N"?
(2) 006704 053777 044510 044103      MODU: .ASCIZ <377>/WHICH LYNE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M8202 TYPE "2"?
(2) 007016 051777 044527 041524      LINE: .ASCIZ <377>/SWITCH PAC#1 (DDC&P LINE #)?/
(2) 007054 051777 044527 041524      BM: .ASCIZ <377>/SWITCH PAC#2 (BM873 BOOT ADD)?/
(2) 007114 044777 020123 044124      CONN: .ASCIZ <377>/IS THE LOOP BACK CONNECTOR ON?/
(2) 007154 047377 020117 042504      NOACT: .ASCIZ <377>/NO DEVICES ARE SELECTED/
(2) 007205 377   051412 051127      SWMES: .ASCIZ <377><12>/SWM= /

(2) 007215 116   053505 020077          SWMES1: .ASCIZ /NEW? /
(2) 007223 377   042377 041515          CONERR: .ASCIZ <377><377>/DMC11 FOUND AT NON-STANDARD ADDRESS PC: /
(2) 007277 377   054105 042520          CNERR: .ASCIZ <377>/EXPECTED FOUND/
(2) 007320 024040 046504 024503      DMCM: .ASCIZ / (DMC) /
(2) 007330 024040 046513 024503      KMCM: .ASCIZ / (KMC) /
(2) 007340 042377 041515 030461      SPEED: .ASCIZ <377>/DMC11-AR(REMOTE,LOW SPEED) OR DMC11-AL(LOCAL,HIGH SPEED) T
(2) 007454 000005          EVEN
(2) 007454 000005          XSTATQ: 5

1198 007456 006   003          ,BYTE 6,3
1199 007460 001246          TEMP1

```

```

1190 007462   006   003      ,BYTE 6,3
1191 007464   001250    TEMP2
1192 007466   006   003      ,BYTE 6,3
1193 007470   001252    TEMP3
1194 007472   006   003      ,BYTE 6,3
1195 007474   001254    TEMP4
1196 007476   006   002      ,BYTE 6,2
1197 007500   001256    TEMP5
1198      .EVEN
1199
1200      ;BUFFERS FOR INPUT-OUTPUT
1201
1202 007502 000000    INBUF: 0
1203      007544    ,#,+40
1204 007544 000000    MDATA: 0
1205      001760    ,#,-40
1206
1207
1208      ;ROUTINE USED TO CHANGE SOFTWARE SWITCH
1209      ;REGISTER USING THE CONSOLE TERMINAL
1210      ;-----
1211
1212 007606 022737 000176 001202    CKSWR1: CMP #SWREG,SR      ;IS THE SOFT SWR BEING USED?
1213 007614 001077    BNE CKSWSR1 ;BR IF NO
1214 007616 105777 171362    TSTB @TKCSR ;IS DONE SET?
1215 007622 100003    BPL 25 ;GO ON IF NOT SET
1216 007624 012737 177777 003734    MOV #+,DONE ;IF DONE SET, SET FLAG
1217 007632 022777 000007 171346    25: CMP #7,@TKDBR ;WAS CTRL G TYPED? (7 BIT ASCII)
1218 007640 001404    BEQ 13 ;BR IF YES
1219 007642 022777 000207 171336    CMP #207,@TKDBR ;WAS CTRL G TYPED? (8 BIT ASCII)
1220 007650 001061    BNE CKSWSR5 ;BR IF NO
1221 007652 010246    13: MOV R2,-(SP) ;STORE R2
1222 007654 010346    MOV R3,-(SP) ;STORE R3
1223 007656 010446    MOV R4,-(SP) ;STORE R4
1224 007660 012737 177777 010016    MOV #+,SWFLG ;SET SOFT TYPE OUT FLAG
1225 007666 005002    CKSWSR1: CLR R2 ;CLEAR NEW SWR CONTENTS
1226 007670 012704 177777    MOV #1,R4 ;SET FLAG TO ALL ONES
1227 007674 014402 007205    TYPE ,SWMES ;TYPE "SWRE"
1228 007700 104411    CKSWSR2: CNVRT TYPE OUT PRESENT CONTENTS
1229 007702 010052    SOFTSW ,TYPE ,SWMES1 ;TYPE "NEW"?
1230 007704 104402 007215    CKSWSR3: TYPE ,SWMES1 ;TYPE "NEW"?
1231 007710 004737 010020    CKSWSR4: JSR PC,INCHAR ;GET RESPONSE
1232 007714 022703 000015    CMP #15,R3 ;WAS IT A CR?
1233 007720 001424    BEQ 55 ;BR IF YES
1234 007722 022703 000012    CMP #12,R3 ;WAS IT A LF?
1235 007726 001416    BEQ 48 ;BR IF YES
1236 007730 022703 000025    CMP #25,R3 ;WAS IT CTRL U?
1237 007734 001754    BEQ CKSWR1 ;BR IF YES(START OVER)
1238 007736 022703 000007    CMP #7,R3 ;IF CNTL G GET NEXT CHAR
1239 007742 001762    BEQ CKSWR4
1240 007744 005004    CLR R4 ;IT MUST BE A DIGIT SO CLR FLAG
1241 007746 042703 177770    BIC #177770,R3 ;ONLY 0-7 ARE LEGAL SO MASK OFF BITS
1242 007752 006302    ASL R2 ;SHIFT R2 3 TIMES
1243 007754 006302    ASL R2
1244 007756 006302    ASL R2
1245 007760 006302    RIS R3,R2 ;ADD LAST DIGIT

```

DZONE MACY11 30(1046) 11-JUL-77 11:40 PAGE 26
DZDME,P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0045

```
1246 007762 000752          BR    CKSWP4      ;GET NEXT CHARACTER
1247 007764 012766 002002 000006  48:  MOV   *,START,6(SP) ;LF WAS TYPED SO GO TO START
1248 007772 005704          55:  IST   R4        ;IS FLAG CLEARED?
1249 007774 001002          HNE   6S        ;IF NOT DON'T CHANGE SOFT SWR
1250 007776 010277 171200      MOV   R2,ESWR      ;IF YES THEN WRITE NEW CONTENTS TO SOFT SWR
1251 010002 005037 010016      CLR   SWFLG      ;CLEAR TYPEOUT FLAG
1252 010006 012604          68:  MOV   (SP)+,R4    ;RESTORE R4
1253 010010 012603          MOV   (SP)+,R3    ;RESTORE R3
1254 010012 012602          MOV   (SP)+,R2    ;RESTORE R2
1255 010014 000207          CKSWR5: RTS   PC        ;RETURN
1256
1257 010016 000000          SWFLG: 0
1258
1259 010020 105777 171160      INCHAR: TSTB  8TKCSR
1260 010024 100375          BPL   #-4
1261 010026 017703 171154      MOV   #TKDBR,R3
1262 010032 105777 171152      TSTB  8TPCSR
1263 010036 100375          BPL   #-4
1264 010040 010377 171146      MOV   R3,#TPDBR
1265 010044 042703 000200      BIC   #BIT7,R3
1266 010050 000207          RTS   PC
1267
1268 010052 000001          SOFTSW: 1
1269 010054 006             002:  ,BYTE  6,2
1270 010056 000176          SWREG
```

DZONE MACY11 30(1046) 11-JUL-77 11:40 PAGE 27
DZDME,P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0046

```
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280 010060 005737 001306      CYCLE: TST   DMACTV      ;ARE ANY DMC11'S TO BE TESTED?
1281 010064 001004          BNE   18      ;BR IF OK
1282 010066 104402 007154      TYPE   ,NOACT      ;NO DMC11'S SELECTED!!
1283 010072 000000          HALT
1284 010074 000776          BR   .-2
1285 010076 000241          18:  CLC
1286 010100 005137 001316      ROL   RUN        ;UPDATE POINTER
1287 010104 005537 001316      ADC   RUN        ;CATCH CARRY FROM RUN
1288 010110 062737 000004 001322      ADD   #4,MILK     ;UPDATE POINTER
1289 010116 062737 000010 001320      ADD   #10,CREAM   ;UPDATE ADDRESS POINTER
1290 010124 022737 001700 001320      CMP   #DM,MAP+200,CREAM
1291 010132 001006          BNE   29      ;KEEP GOING; NOT ALL TESTED YET
1292 010134 012737 001500 001320      MOV   #DM,MAP,CREAM  ;RESET ADDRESS POINTER
1293 010142 012737 001702 001322      MOV   #CNT,MAP,MILK  ;RESET PASS COUNT POINTER
1294 010150 033737 001316 001306      28:  BIT   RUN,DMACTV  ;IS THIS ONE ACTIVE?
1295 010156 001747          BEQ   18      ;BR IF NO
1296 010160 013700 001320      MOV   CREAM,RO    ;GET ADDRESS POINTER
1297 010164 013702 001322      MOV   MILK,R2    ;GET PASS COUNT POINTER
1298 010170 012037 001404      MOV   (R0)+,DMCSR  ;LOAD SYSTEM CTRL. REG
1299 010174 011037 001374      MOV   (R0),DMRVEC  ;LOAD VECTOR
1300 010200 042737 177000 001374      BIC   #177000,DMRVEC ;CLEAR UNWANTED BITS
1301 010206 012037 001366      MOV   (R0)+,STAT1  ;LOAD STAT1
1302 010212 012037 001370      MOV   (R0)+,STAT2  ;LOAD STAT2
1303 010216 012037 001372      MOV   (R0)+,STAT3  ;LOAD STAT3
1304 010222 012237 001230      MOV   (R2)+,PASCNT ;LOAD PASS COUNT
1305 010226 012237 001232      MOV   (R2)+,ERRCNT ;LOAD ERROR COUNT
1306 010232 012700 000002      MOV   #2,RO      ;SAVE CORE THIS WAY!
1307 010236 013737 001404 001406      INC   DMCSR,DMCSRH
1308 010244 005237 001406      INC   DMCSRH
1309 010250 013737 001406 001410      MOV   DMCSRH,DMCTL
1310 010256 005237 001410      INC   DMCTL
1311 010262 013737 001410 001412      MOV   DMCTL,DMPO4
1312 010270 060037 001412      ADD   RO,DMPO4
1313 010274 013737 001412 001414      MOV   DMPO4,DMPO6
1314 010302 060037 001414      ADD   RO,DMPO6
1315
1316 010306 013737 001374 001376      MOV   DMRVEC,DMRLVL  ;PTY LVL
1317 010314 060037 001376          ADD   RO,DMRLVL
1318 010320 013737 001376 001400      MOV   DMRLVL,DMTVEC ;TX VEC
1319 010326 060037 001400          ADD   RO,DMTVEC
1320 010332 013737 001400 001402      MOV   DMTVEC,DMTLVL ;TX LVL
1321 010340 060037 001402          ADD   RO,DMTLVL
1322
1323 010344 032737 000002 001236      BIT   #SW01,STRTSW  ;IS TEST NO. SELECTED
1324 010352 001459          BEQ   78      ;BR IF NO
1325 010354 005737 000042          48:  TST   #42      ;RUNNING IN AUTO MODE?
```

DZDME MACYII 30(104b) 11-JUL-77 11:40 PAGE 29
 DZDME,P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE 0047

```

1327 010360 001045      BNE    78       ;BR IF YES
1329 010362 104402 005672      TYPE   ,MCRLF
1329 010366 104403      INSTR
1330 010370 006130      HSTN
1331 010372 104405      PARAM
1332 010374 000001      1
1333 010376 001000      1000
1334 010400 001226      TSTNO
1335 010402 0000      .BYTE 0
1336 010403 001      .BYTE 1
1337 010404 012700 012320      MOV    #TST1, R0
1338 010410 022710 58:      CMP    (PC)+(R0)
1339 010412 012737      MOV    (PC)+(PC)+, R0
1340 010414 001020      BNE    68       ;BR IF NOT SAME
1341 010416 023760 001226 000002      CMP    TSTNO, 2(R0)
1342 010424 001014      BNE    68       ;DOES TSTNO MATCH?
1343 010426 022760 001226 000004      CMP    #TSTNO, 4(R0)
1344 010434 001010      BNE    68       ;IS LAST WORD OK?
1345 010436 010037 001214      MOV    R0, RETURN
1346 010442 104402 005755      TYPE   ,MR
1347 010446 042737 000002 001236      BIC    #SW01, STRTSW
1348 010454 000412      BR    88
1349 010456 005720 68:      TST    (R0)+, R0
1350 010460 020027 026010      CMP    R0, #TLAST+10
1351 010464 001351      BNE    58       ;AT END YET?
1352 010466 104402 005666      TYPE   ,MQM
1353 010472 000730      BR    48       ;YES ILLEGAL TEST NO.
1354
1355 010474 012737 012320 001214 78:      MOV    #TST1, RETURN
1356 010502 013701 001404 88:      MOV    DNCSR, R1
1357 010506 000177 170502      JMP    #RETURN
1358
1359
1360
1361      ;ROUTINE USED TO "AUTO SIZE" THE DMC11
1362      ;CSR AND VECTOR.
1363      ;NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
1364      ;ADDRESS RANGE (160000-164000)
1365      ;AND THE VECTOR MAY BE ANY WHERE IN THE
1366      ;FLOATING VECTOR RANGE (300-770)
1367
1368 010512      AUTO,SIZE
1369 010512 000005      RESET
1370 010514 012702 001500      CSRMAP: MOV    #DM, MAP, R2
1371 010520 005022 18:      CLR    (R2)+, R2
1372 010522 022702 001700      CMP    #DN, END, R2
1373 010526 001374      BNE    18       ;INSURE A BUS INIT.
1374 010530 005037 001310      CLR    DMNUM
1375 010534 012702 001500      MOV    #DH, MAP, R2
1376 010540 005037 001306      CLR    DMACTV
1377 010544 032737 000001 001236      BIT    #SW00, STRTSW
1378 010552 001002      BNE    +6       ;QUESTIONS?
1379 010554 000137 011252      JMP    78       ;BR IF YES
1380 010560 012737 000001 001256      MOV    $1, TEMP5
1381 010566 104403      INSTR
1382 010570 006450      NUM

```

DZDME MACYII 30(104c) 11-JUL-77 11:40 PAGE 29
 DZDME,P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE 0048

```

1383 010572 104405      PARAM
1384 010571 000001      1
1385 010576 000020      16.
1386 010600 001252      TEMP3
1387 010602 000      .BYTE 0
1388 010603 001      .BYTE 1
1389 010604 013737 001252 001310      MOV    TEMP3, DMNUM
1390 010612 104402 005672 128:      TYPE   ,MCRLF
1391 010616 104410      CONVRT
1392 010620 012002      WHICH
1393 010622 005237 001256      INC    TEMP5
1394 010626 104403      INSTR
1395 010630 006510      CSR
1396 010632 104405      PARAM
1397 010634 160000      160000
1398 010636 164000      164000
1399 010640 001254      TEMP4
1400 010642 000      .BYTE 0
1401 010643 001      .BYTE 1
1402 010644 013722 001254      MOV    TEMP4, (R2)+, R2
1403 010650 104403      INSTR
1404 010652 006526      VEC
1405 010654 104405      PARAM
1406 010656 000000      0
1407 010660 000776      776
1408 010662 001254      TEMP4
1409 010664 000      .BYTE 0
1410 010665 001      .BYTE 1
1411 010666 013712 001254      MOV    TEMP4, (R2)
1412 010672 104402 108:      TYPE
1413 010674 006547      PRIQ
1414 010676 004737 012266      JSR    PC, INTTY
1415 010702 022703 000024      CMP    #24, R3
1416 010706 101014      BHI    506
1417 010710 022703 000027      CMP    #27, R3
1418 010714 103411      BLO    506
1419 010716 012704 000011      MOV    #11, R4
1420 010722 006303      ASL    R3
1421 010724 005304      DEC    R4
1422 010726 001375      BNE    -4
1423 010730 042703 170777      BIC    #170777, R3
1424 010734 050312      BIS    R3, (R2)
1425 010736 000403      BR    88
1426 010740 104402 508:      TYPE
1427 010742 005666      HQM
1428 010744 000752      BR    108
1429 010746 104402 88:      TYPE
1430 010750 006606      CRAM
1431 010752 004737 012266      JSR    PC, INTTY
1432 010755 022703 000131      CMP    #131, R3
1433 010762 001427      BEQ    98
1434 010764 022703 000116      CMP    #116, R3
1435 010770 001403      BEQ    408
1436 010772 104402      TYPE
1437 010774 005666      HQM
1438 010775 000763      BR    88

```

```

1439 011000 104402          408: TYPE
1440 011002 007340          SPEED
1441 011004 044737 012266    JSR PC,INTTY ;DMC11=AR OR DMC11=AL?
1442 011010 022703 000122    CMP #122,R3 ;GET RESPONSE
1443 011014 011414          BEQ 165 ;IS IT R
1444 011016 022703 000114    CMP #114,R3 ;BR IF REMOTE
1445 011022 001403          BEQ 418 ;IS IT L
1446 011024 104402          TYPE
1447 011026 005666          MQM
1448 011030 000763          BR 408 ;TRY AGAIN
1449 011032 052762 000002    418: BIS #BIT1,4(R2) ;SET BIT1 IN STAT3
1450 011040 000402          BR 168 ;CONTINUE
1451 011042 052712 100000    98: BIS #BIT15,(R2) ;SET BIT 15 IF CRAM
1452 011046 104402          168: TYPE
1453 011050 006704          MODU
1454 011052 004737 012266    JSR PC,INTTY ;ASK WHICH LINE UNIT
1455 011056 022703 000021    CMP #21,R3 ;GET REPLY
1456 011062 001417          BEQ 306 ;"1"
1457 011064 022703 000022    CMP #22,R3 ;"2"
1458 011070 001412          BEQ 318 ;"3"
1459 011072 022703 000116    CMP #116,R3 ;"N"
1460 011076 001403          BEQ 328
1461 011100 104402          TYPE
1462 011102 005666          MQM
1463 011104 000760          BR 168 ;IF NOT A 1,2 OR N TYPE "?"
1464 011106 052722 010000    328: BIS #BIT12,(R2)+ ;TRY AGAIN
1465 011112 022222          CMP (R2)+,(R2)+ ;SET BIT 12 IN STAT2 IF NO LU
1466 011114 000447          BR 338 ;POP OVER STAT2 AND STAT3
1467 011116 052712 020000    318: BIS #BIT13,(R2) ;SET BIT 13 IN STAT2 IF M8202
1468 011122 104402          308: TYPE
1469 011124 007114          CONN
1470 011126 004737 012266    JSR PC,INTTY ;ASK IF LOOPBACK IS ON
1471 011132 022703 000131    CMP #131,R3 ;GET REPLY
1472 011136 001406          BEQ 178 ;"Y"
1473 011140 022703 000116    CMP #116,R3 ;"N"
1474 011144 001406          BEQ 188
1475 011146 104402          TYPE
1476 011150 005666          MQM
1477 011152 000763          BR 308 ;IF NOT Y OR N TYPE "?"
1478 011154 052722 040000    178: BIS #BIT14,(R2)+ ;TRY AGAIN
1479 011160 000402          BR 198 ;TURNAROUND IS CONNECTED
1480 011162 042722 040000    188: BIC #BIT14,(R2)+ ;NO TURNAROUND
1481 011166
1482 011166 104403          198: INSTR
1483 011170 007016          LINE
1484 011172 104405          PARAM
1485 011174 000000          0
1486 011176 000377          377
1487 011200 001254          TEMP4
1488 011202 000
1489 011203 001          ,BYTE 0
1490 011204 113722 001254    MOVB TEMP4,(R2)+ ;STORE SWITCH PAC IN MAP
1491 011210 104403          INSTR
1492 011212 007054          BM
1493 011214 104405          PARAM
1494 011216 000000          0

```

```

1495 011220 000377          377
1496 011222 001254          TEMP4
1497 011224 000          ,BYTE 0
1498 011225 001          ,BYTE 1
1499 011226 113722 001254    MOVB TEMP4,(R2)+ ;STORE SWITCH PAC IN MAP
1500 011232 005722          TST (R2)+ ;POP OVER STAT3
1501 011234 005337 001252    338: DEC TEMP3 ;DEC DMC COUNT
1502 011240 001402          BEQ 348 ;BR IF DONE
1503 011242 000137 010512    JMP 128 ;JUMP IF NOT
1504 011246 000137 011702    348: JMP 138 ;CONTINUE
1505 011252 012701 160000    78: MOV #160000,R1 ;SET FOR FIRST ADDRESS TO BE TESTED
1506 011256 012737 011774 000004    MOV #68,0#4 ;SET FOR NON-EXISTANT DEVICE TIME OUT
1507 011264 005011          28: CLR (R1) ;CLEAR SEL0
1508 011266 005711          TST (R1) ;IF DMC11 DMCSR S/B 0
1509 011270 001172          BNE 38 ;IF NO DEV, TRAP TO 4, IF NO BIT 8 THEN NO DMC1
1510 011272 005061 000006          CLR 6(R1) ;CLEAR SEL6
1511 011276 005761 000006          TST 6(R1) ;IF DMC11 THEN DMRC S/B =01
1512 011302 001165          BNE 38 ;BR IF NOT DMC11
1513 011304 012711 002000    MOV #BIT10,(R1) ;SET ROMO
1514 011310 005061 000004    CLR 4(R1) ;CLEAR SEL4
1515 011314 012761 125252 000006    MOV #125252,6(R1) ;WRITE THIS TO SEL6
1516 011322 052711 020000    BIS #BIT13,(R1) ;WRITE IT!
1517 011326 022761 125252 000004    CMP #125252,4(R1) ;WAS IT WRITTEN?
1518 011334 001004          BNE 218 ;IF NO IT IS NOT CRAM
1519 011336 052762 100000 000002    BIS #BIT15,2(R2) ;SET BIT15 IF CRAM
1520 011344 000431          BR 228
1521 011346 012711 001000          218: MOV #BIT9,(R1) ;SET ROM1
1522 011352 012761 000417 000006    MOV #100417,6(R1) ;PUT INSTRUCTION IN SEL6
1523 011360 012711 001400          MOV #BIT9|BIT8,(R1) ;CLOCK INSTRUCTION (MICRO PROC PC TO 0)
1524 011364 012711 002000          MOV #BIT10,(R1) ;SET ROMO
1525 011370 022761 000626 000006    CMP #626,6(R1) ;IS IT LOCAL CROM
1526 011376 001411          BEQ 238 ;BR IF YES
1527 011400 022761 016520 000006    CMP #16520,6(R1) ;IS IT REMOTE CROM?
1528 011406 001410          BEQ 228 ;BR IF YES
1529 011410 022761 177777 000006    CMP #1,6(R1) ;NO CROM?
1530 011416 001404          BEQ 228 ;BR IF YES
1531 011420 000516          BR 38 ;NOT A DMC
1532 011422 052762 000002 000006    238: BIS #BIT1,6(R2) ;SET BIT 1 IN STAT3
1533 011430 010122          ;AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DMC11 CSR ADDRESS,
1534 011432 012711 001000          228: MOV #1(R2)+ ;STORE CSR IN CORE TABLE.
1535 011436 005061 000004          158: MOV #BIT9,(R1) ;CLEAR LINE UNIT LOOP
1536 011436 005061 000004          CLR 4(R1) ;CLEAR PORT4
1537 011442 012761 122113 000006    MOV #122113,6(R1) ;LOAD INSTRUCTION (CLR DTR)
1538 011450 052711 000400          BIS #BIT8,(R1) ;CLOCK INSTRUCTION
1539 011454 012761 021264 000006    MOV #021264,6(R1) ;LOAD INSTRUCTION
1540 011462 052711 000400          BIS #BIT8,(R1) ;CLOCK INSTRUCTION
1541 011466 122761 000377 000004    CMPB #377,4(R1) ;IS IT ALL ONES?
1542 011474 001003          BND #+10 ;BR IF NO
1543 011476 052712 010000          BIS #BIT12,(R2) ;IF YES, NO LINE UNIT, SET STATUS BIT
1544 011502 000436          BR 208
1545 011504 032761 000002 000004    BIT #BIT1,4(R1) ;IS SWITCH A ONE?
1546 011512 001403          BEQ #+10 ;BR IF M8201
1547 011514 052712 060000          BIS #BIT13|BIT14,(R2) ;M8202 ASSUME CONNECTOR
1548 011520 000427          BR 208 ;CONNECTOR ON)
1549 011522 032761 000010 000004    BIT #BIT3,4(R1) ;IS RDY SET
1550 011530 001023          BNE 208 ;BR IF M8201 NO CONNECTOR (ON LINE)

```

```

1551 011532 012761 000100 000004      MOV #BIT6,4(R1) ;LOAD PORT4
1552 011540 012761 122113 000006      MOV #122113,6(R1) ;LOAD INSTRUCTION
1553 011546 052711 000400           BIS #BIT8,(R1) ;CLOCK INSTRUCTION(SET DTR)
1554 011552 012761 021264 000006      MOV #021264,6(R1) ;LOAD INSTRUCTION
1555 011560 052711 000400           BIS #BIT8,(R1) ;CLOCK INSTRUCTION(READ MODEM REG)
1556 011564 032761 000010 000004      BIT #BIT3,4(R1) ;IS MDY SET NO?
1557 011572 001402                 BEQ 205 ;BR IF NO CONNECTOR
1558 011574 052712 040000           BIS #BIT14,(R2) ;SET STATUS BIT FOR CONNECTOR
1559 011600 050722                 205: TST (R2)+ ;POP POINTER
1560 011602 012761 021324 000006      MOV #021324,6(R1) ;PUT INSTRUCTION IN PORT6
1561 011610 012711 001400           MOV #BIT91BIT8,(R1) ;PORT4..LU 15
1562 011614 156122 000004           BISB 4(R1),(R2)+ ;STORE DDCMP LINE # IN TABLE
1563 011620 012761 021344 000006      MOV #021344,6(R1) ;PORT6..INSTRUCTION
1564 011626 012711 001400           MOV #BIT8BIT9,(R1) ;CLOCK INSTN.
1565 011632 156122 000004           BISB 4(R1),(R2)+ ;STORE BM873 ADD IN TABLE
1566 011636 005722                 TST (R2)+ ;POP OVER STAT3
1567 011640 005011                 CLR (R1) ;CLEAR ROMI
1568 011642 005237 001310           INC DMNUM ;UPDATE DEVICE COUNTER
1569 011646 022737 000020 001310      CWP #20,DMNUM ;ARE MAX. NO. OF DEV FOUND?
1570 011654 001412                 BEQ 138 ;YES DON'T LOOK FOR ANY MORE.
1571 011656 005011                 38: CLR (R1) ;CLEAR BIT 10
1572 011660 005061 000006           CLR 6(R1) ;CLEAR SEL 6
1573 011664 062701 000010           148: ADD #10,R1 ;UPDATE CSR POINTER ADDRESS
1574 011670 022701 164000           CMP #164000,R1
1575 011674 001402                 BEQ 138 ;BR IF DONE
1576 011676 000137 011264           JMP 28 ;JUMP IF NOT
1577 011702 005037 001306           138: CLR DMACTV
1578 011705 005737 001310           TST DMNUM ;WERE ANY DMC11'S FOUND AT ALL?
1579 011712 001423                 BEQ 58 ;ERROR AUTO SIZER FOUND NO DMC11'S IN THIS SYS.
1580 011714 013701 001310           MOV DMNUM,R1
1581 011720 010137 001314           MOV R1,SAVNUM ;SAVE NUMBER OF DEVICES
1582 011724 000241                 48: CLC
1583 011726 006137 001306           ROL DMACTV ;GENERATE ACTIVE REGISTER OF DEVICES,
1584 011732 005237 001306           INC DMACTV ;SET THE BIT
1585 011736 005301                 DEC R1
1586 011740 001371                 BNE 48 ;BR IF MORE TO GENERATE
1587 011742 012737 000006 000004      MOV #6,0#4 ;RESTORE TRAP VECTOR
1588 011750 013737 001306 001312      MOV DMACTV,SAVACT ;SAVE ACTIVE REGISTER
1589 011756 000137 012010           JMP VECMAP ;GO FIND THE VECTOR NOW,
1590 011762 104402 005760           TYPE ,MERR2 ;NOTIFY OPR THAT NO DMC11'S FOUND.
1591 011766 005000                 CLR RO ;MAKE DATA LIGHTS ZERO
1592 011770 000000                 HALT ;STOP THE SHOW
1593 011772 000776                 BR .-2 ;DISABLE CONT. SW.
1594 011774 012716 011664           68: MOV #148,(SP) ;ENTERED BY NON-EXISTANT TIME-OUT.
1595 012000 000002                 RTI ;RETURN TO MAINSTREAM
1596

1597 012002 000001 WHICH: 1
1598 012004 002 002 ,BYTE 2,2
1599 012006 001256 TEMP5
1600

1601 012010 032737 000001 001236 VECMAP: BIT #SH00,STRTSW
1602 012016 001114 BNE 58
1603 012020 012737 000340 000022 MOV #340,0#22 ;SET IOT TRAP PRIO TO 7
1604 012026 012737 012202 000020 MOV #48,0#20 ;SET IOT TRAP VECTOR
1605 012034 012702 001500 MOV #DN_MAP,R2 ;SET SOFTWARE POINTER
1606 012040 012700 000300 MOV #300,RO ;FLOATING VECTORS START HERE.

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 33
DZDME,P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)
```

```

1607 012044 012701 000302          18: MOV #302,R1 ;PC OF IOT INSTR,
1608 012050 010120                 MOV R1,(R0)+ ;START FILLING VECTOR AREA
1609 012052 012721 000004           MOV #4,(R1)+ ;WITH ,+2, IOT
1610 012056 022021                 CMP (R0)+(R1)+ ;ADD 2 TO R0 +R1
1611 012060 020127 001000           CMP R1,#1000
1612 012064 010171                 BLOS 18 ;BR IF MORE TO FILL
1613 012066 013737 001306 001246      MOV DMACTV,TEMP1 ;STORE TEMPORALLY
1614 012074 006037 001246           28: ROR TEMP1 ;BRING OUT A BIT
1615 012100 103063                 BCC 58 ;BR IF ALL DONE
1616 012102 012704 000012           MOV #12,R4 ;R4 IS INDEX REGISTER
1617 012106 016437 012252 177776      MOV BRLVL(R4),PS ;SET PS TO 7
1618 012114 011201                 MOV (R2),R1
1619 012116 012761 000200 000004      MOV #200,4(R1)
1620 012124 012711 001000           MOV #BIT9,(R1) ;SET ROMI
1621 012130 012761 121111 000006      MOV #121111,6(R1) ;PUT INSTRUCTION IN PORT6
1622 012136 012711 001400           MOV #BIT9BIT8,(R1) ;FORCE AN INTERRUPT
1623 012142 105200                 78: INCB RO ;STALL
1624 012144 001376                 BNE .-2 ;FOR TIME TO INTERRUPT
1625 012146 162704 000002           SUB #2,R4 ;GET NEXT LOWEST PS LEVEL
1626 012152 001404                 BEQ 68 ;BR IF R4 = 0
1627 012154 016437 012252 177776      MOV BRLVL(R4),PS ;MOVE NEXT LOWER LEVEL IN PS
1628 012162 000767                 BR 78 ;BR TO DELAY
1629 012164 052762 005300 000002      BIS #5300,2(R2) ;NO INTERRUPT ASSUME 300 AT LEVEL 5 AND FIX DMC11
1630 012172 005011                 CLR (R1) ;CLEAR ROMI
1631 012174 062702 000010           ADD #10,R2 ;POP SOFTWARE POINTER
1632 012200 000735                 BR 28 ;KEEP GOING
1633 012202 051662 000002           48: BIS (SP),2(R2) ;GET VECTOR ADDRESS
1634 012206 042762 000007 000002      BIC #7,2(R2) ;CLEAR JUNK
1635 012214 016405 012254           MOV BRLVL+2(R4),R5 ;GET BR LEVEL OF DMC11
1636 012220 006305                 ASL R5 ;SHIFT LEVEL 4 PLACES
1637 012222 006305                 ASL R5 ;TO THE LEFT FOR THE
1638 012224 006305                 ASL R5 ;STATUS TABLE
1639 012226 006305                 ASL R5
1640 012230 042705 170777           BIC #170777,R5 ;CLEAR UNWANTED BITS
1641 012234 050562 000002           BIS R5,2(R2) ;PUT BR LEVEL IN STATUS TABLE
1642 012240 022626                 CMP (SP)+(SP)+ ;POP IOT JUNK OFF STACK
1643 012242 012716 012172           MOV #38,(SP) ;SET FOR RETURN
1644 012246 000002                 RTI
1645 012250 000207                 58: RTS PC ;ALL DONE WITH "AUTO SIZING"

1646
1647 012252 000000 BRLVL: 0 ;LEVEL 0
1648 012254 000000 0 ;LEVEL 0
1649 012256 000200 200 ;LEVEL 4
1650 012260 000240 240 ;LEVEL 5
1651 012262 000300 300 ;LEVEL 6
1652 012264 000340 340 ;LEVEL 7
1653
1654
1655 012266 105777 166712 INTTY: TSTB #TKCSR ;WAIT FOR DONE
1656 012272 100375 BPL .-4
1657 012274 017703 166706 MOV #TKDBR,R3 ;PUT CHAR IN R3
1658 012300 105777 166704 TSTB #TPCSR ;WAIT UNTIL PRINTER IS READY
1659 012304 100375 BPL .-4
1660 012306 010377 166700 MOV R3,#TPDBR ;ECHO CHAR
1661 012312 042703 000240 BIC #BIT7BIT5,R3 ;MASK OFF LOWER CASE
1662 012314 000207 PTS PC ;RETURN

```

```

1663
1664          02100
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675 012320 012737 000001 001226      TST1: MOV #1,TSTNO
1676 012326 012737 001216      MOV #TST2,NEXT
1677
1678 012334 005077 167044
1679 012340 012702 000011
1680 012344 104414
1681 012346 021224
1682 012350 016104 000004
1683 012354 042704 000054
1684 012360 012705 000020
1685 012364 120504
1686 012366 001401
1687 012370 104002
1688 012372 104400      18: SCOPE
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699 012374 012737 000002 001226      TST2: MOV #2,TSTNO
1700 012402 012737 012442 001216      MOV #TST3,NEXT
1701
1702 012410 012702 000012
1703 012414 104414
1704 012416 021244
1705 012420 016104 000004
1706 012424 042704 000017
1707 012430 005005
1708 012432 120504
1709 012434 001401
1710 012436 104002
1711 012440 104400      18: SCOPE
1712
1713
1714
1715
1716
1717
1718

;***** TEST 1 *****
;OUT CONTROL REGISTER READ/ONLY TEST
;DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
;BITS ARE IN THE CORRECT STATE
;***** TEST 1 *****

; TEST 1
;-----
MOV #1,TSTNO
MOV #TST2,NEXT
;R1 CONTAINS BASE DMC11 ADDRESS
;CLEAR SEL0
;SAVE R2 FOR TYPEOUT
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4 LINE UNIT REG 11
MOV #4(R1),R4
BIC #54,R4
MOV #20,R5
CMPB R5,R4
BEQ 18
HLT 2
;BR IF YES
;ERROR IN LU 11
;SCOPE THIS TEST

;***** TEST 2 *****
;IN CONTROL REGISTER READ/ONLY TEST
;DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
;BITS ARE IN THE CORRECT STATE
;***** TEST 2 *****

; TEST 2
;-----
MOV #2,TSTNO
MOV #TST3,NEXT
;R1 CONTAINS BASE DMC11 ADDRESS
;SAVE R2 FOR TYPEOUT
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4 LINE UNIT REG 12
MOV #4(R1),R4
BIC #17,R4
;CLEAR UNKNOWN BITS
;PUT "EXPECTED" IN R5
;ARE ALL BITS CLEARED?
CMPB R5,R4
BEQ 18
HLT 2
;BR IF YES
;ERROR IN LU 12
;SCOPE THIS TEST

;***** TEST 3 *****
;MODEM CONTROL REGISTER READ/ONLY TEST
;DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
;BITS ARE IN THE CORRECT STATE
;***** TEST 3 *****


```

```

1719
1720
1721
1722 012442 012737 000003 001226      TST3: MOV #3,TSTNO
1723 012450 012737 012514 001216      MOV #TST4,NEXT
1724
1725 012456 104412
1726 012460 012702 000013
1727 012464 104414
1728 012466 021264
1729 012470 016104 000004
1730 012474 042704 000213
1731 012500 012705 000100
1732 012504 120504
1733 012506 001401
1734 012510 104002
1735 012512 104400      18: SCOPE
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746 012514 012737 000004 001226      TST4: MOV #4,TSTNO
1747 012522 012737 012616 001216      MOV #TSTS,NEXT
1748
1749 012530 104412
1750 012532 012702 000017
1751 012536 104414
1752 012540 021364
1753 012542 016104 000004
1754 012546 042704 000206
1755 012552 012705 000051
1756 012556 032737 020000 001366
1757 012564 001004
1758 012566 032737 040000 001366
1759 012574 001004
1760 012576 042704 000040      28: BNE #BIT15,STAT1
1761 012602 042705 000040
1762 012606
1763 012606 120504
1764 012610 001401
1765 012612 104002
1766 012614 104400      38: CMPB R5,R4
1767
1768
1769
1770
1771
1772
1773
1774

;***** TEST 4 *****
;MAINTENANCE REGISTER READ/ONLY TEST
;DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
;BITS ARE IN THE CORRECT STATE
;***** TEST 4 *****

; TEST 4
;-----
MOV #4,TSTNO
MOV #TSTS,NEXT
;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;SAVE R2 FOR TYPEOUT
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4 LINE UNIT REG 13
MOV #4(R1),R4
BIC #213,R4
;CLEAR UNKNOWN BITS
;PUT "EXPECTED" IN R5
;ARE RING, DTR, AND MODEM READY SET?
CMPB R5,R4
BEQ 18
HLT 2
;BR IF YES
;ERROR IN LU 13
;SCOPE THIS TEST

;***** TEST 5 *****
;LINE UNIT REGISTER WRITE/READ TEST
;SET BITS IN LU REGISTER 12, VERIFY IT IS SET
;CLEAR BITS IN LU REGISTER 12, VERIFY IT IS CLEAR
;***** TEST 5 *****


```

```

1775 ; TEST 5
1776 ;-----
1777 012616 012737 000005 001226 TST5: MOV #5,TSTNO
1778 012621 012737 012756 001216 MOV #TS6,NEXT
1779 012632 012737 012646 001220 MOV #16,LOCK

1780 MSTCLR
1781 012640 104412 MOV #12,R2
1782 012642 012702 000012 MOV #40,4(H1)
1783 012646 012761 000040 000004 18: ROMCLK
1784 012654 104414 122112
1785 012656 122112 ROMCLK
1786 012660 104414 021245
1787 012662 021245 MOV #40,R5
1788 012664 012705 000040 MOVB 5(R1),R4
1789 012670 116104 000005 BIC #337,R4
1790 012674 042704 000337 CMPB R5,R4
1791 012700 120504 BEQ 28
1792 012702 001401 HLT 3
1793 012704 104003 ;PUT "EXPECTED" IN R5
1794 012706 104401 SCOP1
1795 012710 012737 012716 001220 MOV #36,LOCK
1796 012716 005061 000004 38: CLR 4(R1)
1797 012722 104414 ROMCLK
1798 012724 122112 122112
1799 012726 104414 ROMCLK
1800 012730 021245 021245
1801 012732 005005 CLR R5
1802 012734 116104 000005 MOVB 5(R1),R4
1803 012740 042704 000337 BIC #337,R4
1804 012744 120504 CMPB R5,R4
1805 012746 001401 BEQ 48
1806 012750 104003 HLT 3
1807 012752 104401 ;PUT "FOUND" IN R4
1808 012754 104400 48: SCOP1
1809 ;CLEAR UNWANTED BITS
1810 ;IS BIT5 SET?
1811 ;PUT "EXPECTED" IN R5
1812 ;PUT "FOUND" IN R4
1813 ;CLEAR UNWANTED BITS
1814 ;IS BIT5 CLEAR?
1815 ;PUT "EXPECTED" IN R5
1816 ;PUT "FOUND" IN R4
1817 ;CLEAR UNWANTED BITS
1818 ;IS BIT5 SET?
1819 012756 012737 000006 001226 TST6: MOV #6,TSTNO
1820 012764 012737 013116 001216 MOV #TST7,NEXT

1821 012772 012737 013006 001220 MOV #18,LOCK
1822 ;R1 CONTAINS BASE DMC11 ADDRESS
1823 013000 104412 MSTCLR ;MASTER CLEAR DMC11

1824 013002 012702 000017 MOV #17,R2
1825 013006 012761 000001 000004 18: MOVB 5(R1),R4
1826 013014 104414 ROMCLK
1827 013016 122117 122117
1828 013020 104414 ROMCLK
1829 013022 021365 021365
1830 013024 012705 000001 MOV #1,R5
1831 ;PUT "EXPECTED" IN R5
1832 ;PUT "FOUND" IN R4
1833 ;CLEAR UNWANTED BITS
1834 ;IS BIT1 SET?
1835 ;BR IF YES
1836 ;PUT "EXPECTED" IN R5
1837 013050 012737 013056 001220 28: SCOP1
1838 013056 005061 000004 38: HLT 3
1839 013062 104414 MOVB #38,LOCK
1840 013064 122117 CLR 4(R1)
1841 013066 104414 ROMCLK
1842 013070 021365 021365
1843 013072 005005 CLR R5
1844 013074 116104 000005 MOVB 5(R1),R4
1845 013100 042704 000376 BIC #376,R4
1846 013104 120504 CMPB R5,R4
1847 013106 001401 BEQ 48
1848 013110 104003 HLT 3
1849 013112 104401 ;PUT "EXPECTED" IN R5
1850 013114 104400 48: SCOP1
1851 ;PUT "FOUND" IN R4
1852 ;CLEAR UNWANTED BITS
1853 ;IS BIT1 CLEAR?
1854 ;PUT "EXPECTED" IN R5
1855 ;PUT "FOUND" IN R4
1856 ;CLEAR UNWANTED BITS
1857 ;IS BIT1 SET?
1858 ;PUT "EXPECTED" IN R5
1859 ;PUT "FOUND" IN R4
1860 ;CLEAR UNWANTED BITS
1861 013116 012737 000007 001226 TST7: MOV #7,TSTNO
1862 013124 012737 013326 001216 MOV #TST10,NEXT
1863 013132 012737 013152 001220 MOV #648,LOCK
1864 ;R1 CONTAINS BASE DMC11 ADDRESS
1865 013140 104412 MSTCLR ;MASTER CLEAR DMC11
1866 013142 012702 000013 MOV #13,R2
1867 013146 012700 000001 MOV #1,R0
1868 013152 010061 000004 648: ;SAVE REGISTER ADDRESS FOR TYPEOUT
1869 013152 010061 000004 MSTCLR ;START WITH BIT 0
1870 013156 042761 000257 000004 MOV R0,4(R1)
1871 013164 104414 BIC #257,4(R1)
1872 013166 122113 ROMCLK
1873 013170 104414 122100113
1874 013172 021265 MOVB 21005|<13*20>
1875 013174 010005 BIC #257,R5
1876 013176 042705 000257 MOVB 5(R1),R4
1877 013202 116104 000005 BIC #257,R4
1878 013208 042704 000257 CMPB R5,P4
1879 013212 120504 BEQ 658
1880 013214 001401 HLT 3
1881 013216 104003 ;PUT EXPECTED IN R5
1882 013220 104401 SCOP1
1883 013222 000241 CLC
1884 013224 106109 ROLB R0
1885 013226 001351 BNE 648
1886 013230 012737 013244 001220 MOV #675,LOCK
1887 ;NEW SCOP1
1888 ;CLEAR CARRY
1889 ;SHIFT BIT IN R0
1890 ;IF R0=0 THEN DONE
1891 ;NEW SCOP1

```

```

1892 ;LINE UNIT REGISTER WRITE/READ TEST
1893 ;SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
1894 ;*CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR
1895 ;***** TEST 7 *****
1896 ;LINE UNIT REGISTER WRITE/READ TEST
1897 ;#FLOAT A 1 THROUGH LINE UNIT REGISTER 13
1898 ;#FLOAT A 0 THROUGH LINE UNIT REGISTER 13
1899 ;*****
1900 ; TEST 7
1901 ;-----
1902 013116 012737 000007 001226 TST7: MOV #7,TSTNO
1903 013124 012737 013326 001216 MOV #TST10,NEXT
1904 013132 012737 013152 001220 MOV #648,LOCK
1905 ;R1 CONTAINS BASE DMC11 ADDRESS
1906 ;MASTER CLEAR DMC11
1907 ;SAVE REGISTER ADDRESS FOR TYPEOUT
1908 ;START WITH BIT 0
1909 MSTCLR
1910 013140 104412 MOV #13,R2
1911 013142 012702 000013 MOV #1,R0
1912 013146 012700 000001 ;PUT PATTERN INTO PORT4
1913 013152 010061 000004 BIC #257,4(R1)
1914 013156 042761 000257 000004 ;CLEAR UNWANTED BITS
1915 013164 104414 ROMCLK
1916 013166 122113 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1917 013170 104414 ;MOV DATA TO IBUS REGISTER 13
1918 013172 021265 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1919 013174 010005 ;READ FROM IBUS REGISTER 13
1920 013176 042705 000257 ;PUT EXPECTED IN R5
1921 013202 116104 000005 ;CLEAR UNWANTED BITS
1922 013208 042704 000257 ;PUT "FOUND" INTO R4
1923 013212 120504 ;CLEAR UNWANTED BITS
1924 013214 001401 ;DATA CORRECT?
1925 013216 104003 ;BR IF YES
1926 013220 104401 ;ERROR
1927 013222 000241 ;SW09=1?
1928 013224 106109 ;CLEAR CARRY
1929 013226 001351 ;SHIFT BIT IN R0
1930 013230 012737 013244 001220 ;IF R0=0 THEN DONE
1931 ;NEW SCOP1
1932 ;CLEAR CARRY
1933 ;SHIFT BIT IN R0
1934 ;IF R0=0 THEN DONE
1935 ;NEW SCOP1

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 38
DZDME,P11 12-MAY-77 14:18 LINE UNIT WRITE/READ TESTS

PAGE: 0057

1887 013236 012700 000001 698: MOV #1, R0 ;START WITH BIT 0
1888 013242 005100 678: COM R0 ;CHANGE TO FLOATING ZERO
1889 013244 678: ;PUT PATTERN INTO PORT4
1890 013250 010061 000004 698: MOV RO,4(R1) ;CLEAR UNWANTED BITS
1891 013250 042761 000257 000004 698: BIC #257,4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1892 013256 104414 678: ROMCLK ;MOV DATA TO IBUS REGISTER 13
1893 013260 122113 698: 122100113 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1894 013262 104414 698: ROMCLK ;READ FROM IBUS REGISTER 13
1895 013264 021265 678: 210051<13*20> ;PUT EXPECTED IN R5
1896 013266 010005 698: MOV RO,R5 ;CLEAR UNWANTED BITS
1897 013270 042705 000257 698: BIC #257,R5 ;PUT "FOUND" INTO R4
1898 013274 116104 000005 698: MOVB 5(R1),R4 ;CLEAR UNWANTED BITS
1899 013300 042704 000257 698: BIC #257,R4 ;DATA CORRECT?
1900 013304 120504 698: CMPB R5,R4 ;BR IF YES
1901 013306 001401 698: BEQ 698 ;ERROR
1902 013310 104003 698: HLT 3 ;SW09=1?
1903 013312 104401 688: SCOP1 ;CHANGE TO FLOATING 1
1904 013314 005100 688: COM R0 ;CLEAR CARRY
1905 013316 000241 688: CLC ;SHIFT BIT IN R0
1906 013320 106100 688: ROLB R0 ;IF R0=0 THEN DONE
1907 013322 001347 688: BNE 698 ;SCOPE THIS TEST
1908 013324 104400

1910 ;*****TEST 10*****
1911 ;*LINE UNIT REGISTER WRITE/READ TEST
1912 ;*FLOAT A 1 THROUGH LINE UNIT REGISTER 14
1913 ;*FLOAT A 0 THROUGH LINE UNIT REGISTER 14
1914 ;*****
1915 ;
1916 ;
1917 ; TEST 10
1918 ;-----
1919 013326 012737 000010 001226 TST10: MOV #10,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
1920 013334 012737 013502 001216 MOV #TST11,NEXT ;MASTER CLEAR DMC11
1921 013342 012737 013362 001220 MOV #648,LOCK ;SAVE REGISTER ADDRESS FOR TYPEOUT

1922 ;
1923 013350 104412 MSTCLR ;START WITH BIT 0
1924 013352 012702 000014 MOV #14,R2
1925 013356 012700 000001 MOV #1,R0
1926 013362 648: 648: ;PUT PATTERN INTO PORT4
1927 013362 010061 000004 MOV RO,4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1928 013366 104414 698: ROMCLK ;MOV DATA TO IBUS REGISTER 14
1929 013370 122114 698: 122100114 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1930 013372 104414 698: ROMCLK ;READ FROM IBUS REGISTER 14
1931 013374 021305 698: 210051<14*20> ;PUT EXPECTED IN R5
1932 013376 010005 698: MOV RO,R5 ;PUT "FOUND" INTO R4

1933 013400 116104 000005 ;DATA CORRECT?
1934 013404 120504 ;BR IF YES
1935 013406 001401 ;ERROR
1936 013410 104003 ;SW09=1?
1937 013412 104401 658: 658: ;CLEAR CARRY
1938 013414 000241 ;SHIFT BIT IN R0
1939 013416 106100 ;IF R0=0 THEN DONE
1940 013420 001360 ;NEW SCOP1
1941 013422 012737 013436 001220 MOV #678,LOCK ;START WITH BIT 0
1942 013430 012700 000001

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 39
DZDME,P11 12-MAY-77 14:18 LINE UNIT WRITE/READ TESTS

PAGE: 0058

1943 013434 005100 698: COM R0 ;CHANGE TO FLOATING ZERO
1944 013436 678: ;PUT PATTERN INTO PORT4
1945 013436 010061 000004 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1946 013442 104414 ;PORT4.LU15
1947 013444 122114 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1948 013446 104414 ;PUT "FOUND" IN R4
1949 013450 021305 ;PUT "EXPECTED" IN R5
1950 013452 010005 ;DATA CORRECT?
1951 013454 116104 000005 ;BR IF YES
1952 013460 120504 ;ERROR
1953 013462 001401 ;SW09=1?
1954 013464 104003 ;CLEAR CARRY
1955 013466 104401 688: 688: ;SHIFT BIT IN R0
1956 013470 005100 ;IF R0=0 THEN DONE
1957 013472 000241 ;NEW SCOP1
1958 013474 106100 ;SCOPE THIS TEST
1959 013476 001356 ;
1960 013500 104400 ;
1961 ;
1962 ;
1963 ;*****TEST 11*****
1964 ;*SWITCH PAC TEST
1965 ;*THIS TEST READS SWITCH PAC#1
1966 ;*THIS SWITCH PAC CONTAINS THE DDCHP LINE #
1967 ;*****
1968 ;
1969 ; TEST 11
1970 ;-----
1971 013502 012737 000011 001226 TST11: MOV #11,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
1972 013510 012737 013544 001216 MOV #TST12,NEXT ;MASTER CLEAR DMC11
1973 ;
1974 013516 104412 MSTCLR ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1975 013520 104414 ;PORT4.LU15
1976 013522 021324 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1977 013524 016104 000004 ;PUT "FOUND" IN R4
1978 013530 113705 001370 MOV STAT2,R5 ;PUT "EXPECTED" IN R5
1979 013534 120504 ;SW OK?
1980 013536 001401 ;BR IF YES
1981 013540 104031 ;ERROR, SWITCH PAC READ ERROR
1982 013542 104400 181: 181: ;SCOPE THIS TEST

1983 ;
1984 ;
1985 ;*****TEST 12*****
1986 ;*SWITCH PAC TEST
1987 ;*THIS TEST READS SWITCH PAC#2
1988 ;*THIS SWITCH PAC CONTAINS THE BM873 BOOT ADD
1989 ;*****
1990 ;
1991 ; TEST 12
1992 ;-----
1993 013544 012737 000012 001226 TST12: MOV #12,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
1994 013552 012737 013606 001216 MOV #TST13,NEXT ;MASTER CLEAR DMC11
1995 ;
1996 013560 104412 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1997 013562 104414 ;PORT4.LU16
1998 013564 021344

```

1999 013566 016104 000004          MOV    4(R1),R4    ;PUT "FOUND" IN R4
2000 013572 113705 001371          MOVB   STAT2+1,R5    ;PUT "EXPECTED" IN R5
2001 013576 120504          CMPB   R5,R4    ;SW OK?
2002 013600 001401          BEQ    1$          ;BR IF YES
2003 013602 104031          HLT    31          ;ERROR, SWITCH PAC READ ERROR
2004 013604 104400          SCOPE   1$          ;SCOPE THIS TEST
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015 013606 012737 000013 001226          TST13: MOV    $13,TSTNO
2016 013614 012737 013706 001216          MOV    #TST14,NEXT
2017
2018 013622 104412          MSTCLR
2019 013624 005037 001416          CLR    TEMP     ;PREPARE FOR DELAY
2020 013630
2021 013630 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2022 013632 021364          021364
2023 013634 032761 000002 000004          BIT    #2,4(R1)  ;IS CLOCK BIT SET?
2024 013642 001004          BNE    2$          ;BR IF YES
2025 013644 005237 001416          INC    TEMP     ;DELAY
2026 013650 001367          BNE    1$          ;DELAY FINISHED?
2027 013652 104004          HLT    4          ;ERROR BIT IS STUCK CLEAR
2028 013654 005037 001416          CLR    TEMP     ;PREPARE FOR DELAY
2029 013660
2030 013660 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2031 013662 021364          021364
2032 013664 032761 000002 000004          BIT    #2,4(R1)  ;IS CLOCK BIT CLEAR?
2033 013672 001404          BEQ    4$          ;BR IF YES
2034 013674 005237 001416          INC    TEMP     ;DELAY
2035 013700 001367          BNE    3$          ;BR IF DELAY NOT DONE
2036 013702 104004          HLT    4          ;ERROR BIT IS STUCK SET
2037 013704 104400          SCOPE   3$          ;PREPARE FOR DELAY
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049 013706 012737 000014 001226          TST14: MOV    $14,TSTNO
2050 013714 012737 014006 001216          MOV    #TST15,NEXT
2051
2052 013722 104412          MSTCLR      ;R1 CONTAINS BASE DMC11 ADDRESS
2053 013724 012711 004000          MOV    #BIT11,(R1)  ;MASTER CLEAR DMC11
2054 013730 012761 000001 000004          MOV    $1,4(R1)  ;SET LINE UNIT LOOP
                                            ;LOAD PORT4 WITH BIT0
2055 013736 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2056 013740 122111          122111
2057 013742 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2058 013744 122110          122110
2059 013746 104416 000002          TIMER, 2    ;LOAD OUT DATA SILO
2060 013752 012702 000017          HLT    #17,R2  ;WAIT FOR OCOR
2061 013756 104414          ROMCLK      ;SAVE ADDRESS FOR TIMEOUT
2062 013760 021364          021364
2063 013762 016104 000004          MOV    4(R1),R4  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2064 013766 042704 000357          BIC    #357,R4  ;PORT4_LU_17
2065 013772 012705 000020          MOV    #20,R5  ;PUT "FOUND" IN R4
2066 013776 120504          CMPB   R5,R4  ;CLEAR UNWANTED BITS
2067 014000 001401          BEQ    1$          ;PUT "EXPECTED" IN R5
2068 014002 104005          HLT    5          ;IS OCOR SET?
2069 014004
2070 014004 104400          SCOPE   1$          ;BR IF YES
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082 014006 012737 000015 001226          TST15: MOV    $15,TSTNO
2083 014014 012737 014144 001216          MOV    #TST16,NEXT
2084
2085 014022 104412          MSTCLR      ;R1 CONTAINS BASE DMC11 ADDRESS
2086 014024 012711 004000          MOV    #BIT11,(R1)  ;MASTER CLEAR DMC11
2087 014030 012761 000001 000004          MOV    $1,4(R1)  ;SET LINE UNIT LOOP
2088 014036 104414          ROMCLK      ;LOAD PORT4 WITH BIT0
2089 014040 122111          122111
2090 014042 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2091 014044 122110          122110
2092 014046 004737 026350          JSR    PC,OCOR  ;SET SOM
2093 014052 104415 000002          DATACLK, 2    ;LOAD OUT DATA SILO
2094 014056 012702 000011          MOV    $11,R2  ;CLOCK DATA FOUR TIMES
2095 014062 104414          ROMCLK      ;SAVE ADDRESS FOR TIMEOUT
2096 014064 021224          021224
2097 014066 016104 000004          MOV    4(R1),R4  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2098 014072 042704 000257          BIC    #257,R4  ;CLEAR UNWANTED BITS
2099 014076 012705 000120          MOV    #120,R5  ;PUT "EXPECTED" IN R5
2100 014102 120504          CMPB   R5,R4  ;IS ACTIVE SET?
2101 014104 001401          BEQ    1$          ;BR IF YES
2102 014106 104005          HLT    5          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2103 014110
2104 014110 012702 000013          SCOPE   1$          ;SAVE ADDRESS FOR TIMEOUT
2105 014114 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2106 014116 021264          021264
2107 014120 016104 000004          MOV    4(R1),R4  ;PORT4_LU_13
2108 014124 042704 000337          BIC    #337,R4  ;PUT EXPECTED IN R4
2109 014130 012705 000004          MOV    #BITS5,P5  ;CLEAR UNWANTED BITS
2110 014134 120504          CMPB   P5,R4  ;PUT "EXPECTED" IN R5, PTS SHOULD BE SET
                                            ;IS PTS OK?

```

DZDME MACY11 30(1046) 11-JUL-77 11140 PAGE 42
DZDME.P11 12-MAY-77 14:18 BASIC TRANSMITTER TESTS

PAGE: 0061

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 43
DZDME-P11 12-MAY-77 14:18 BASIC TRANSMITTER TESTS

PAGE: 0063

```

2223
2224
2225 ;***** TEST 20 *****
2226 ;*DDCMP TRANSMITTER TEST
2227 ;*SINGLE CLOCK THE CHARACTER 125
2228 ;*VERIFY EACH BIT POSITION AS IT
2229 ;*PASSES THE BIT WINDOW (SI BIT)
2230 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2231 ;***** ****
2232
2233 ; TEST 20
2234 ;-----
2235 014524 012737 000020 001226 TST20: MOV #20,TSTNO
2236 014532 012737 014706 001216 MOV #TST21,NEXT
2237
2238 014540 104412 ;R1 CONTAINS BASE DMC11 ADDRESS
2239 014542 012711 004000 ;MASTER CLEAR DMC11
2240 014546 004737 026502 ;SET LINE UNIT LOOP
2241 014552 012761 000001 000004 ;WAIT FOR OUT-READY
2242 014560 104414 ;SET BIT0 IN PORT4
2243 014562 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2244 014564 012705 000125 ;SET SDM1
2245 014570 004737 026502 ;LOAD CHARACTER IN RS FOR TYPEOUT
2246 014574 010561 000004 ;WAIT FOR OUT-READY
2247 014600 104414 ;LOAD PORT4 WITH CHARACTER
2248 014602 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2249 014604 004737 026350 ;LOAD OUT DATA
2250 014610 005003 ;JSR PC,OCLR ;WAIT FOR OCLR TO SET
2251 014612 010502 ;CLEAR BIT COUNTER
2252 014614 104415 000002 ;LOAD CHARACTER IN R2
2253 014620 104415 000001 18: ;2 TICKS TO SET UP TRANSMITTER
2254 014624 106002 ;DATACLK, 1 ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2255 014626 103005 ;RORB R2 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2256 014630 004737 026316 ;BCC 28 ;BR IF CARRY CLEAR
2257 014634 103406 ;JSR PC,GETSI ;GET THE WINDOW
2258 014636 104006 ;BCS 38 ;BR IF BIT IS A MARK
2259 014640 000404 ;HLT 6 ;ERROR BIT WAS A SPACE
2260 014642 004737 026316 28: ;CONTINUE WITH TEST
2261 014646 103001 ;JSR PC,GETSI ;GET THE WINDOW
2262 014650 104006 ;BCC 38 ;BR IF BIT IS A SPACE
2263 014652 ;HLT 6 ;ERROR BIT WAS A MARK
2264 014652 005203 ;*****
2265 014654 022703 000010 ;INC R3 ;NEXT BIT
2266 014660 001357 ;CMP #10,R3 ;DONE YET?
2267 014662 104415 000014 ;BNE 18 ;BR IF NO
2268 014666 104414 ;DATACLK, 14 ;CLOCK TRANSMITTER 14 MORE TICKS
2269 014670 021264 ;ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2270 014672 032761 000040 000004 021264 ;PORT4_LU=13
2271 014700 001401 ;BIT #BIT5,4(R1) ;RTS SHOULD BE CLEAR NOW
2272 014702 104034 ;BEQ 48 ;BR IF YES
2273 014704 104400 ;HLT 34 ;ERROR, RTS NOT CLEAR
2274 ;SCOPE ;SCOPE THIS TEST
2275
2276 ;***** TEST 21 *****
2277 ;*DDCMP TRANSMITTER TEST
2278 ;*SINGLE CLOCK THE CHARACTER 252

```

```

2279 ;*VERIFY EACH BIT POSITION AS IT
2280 ;*PASSES THE BIT WINDOW (SI BIT)
2281 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2282 ;***** ****
2283 ; TEST 21
2284 ;-----
2285 014706 012737 000021 001226 TST21: MOV #21,TSTNO
2286 014714 012737 015070 001216 MOV #TST22,NEXT
2287
2288
2289 014722 104412 ;R1 CONTAINS BASE DMC11 ADDRESS
2290 014724 012711 004000 ;MASTER CLEAR DMC11
2291 014730 004737 026502 ;SET LINE UNIT LOOP
2292 014734 012761 000001 000004 ;WAIT FOR OUT-READY
2293 014742 104414 ;SET BIT0 IN PORT4
2294 014744 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2295 014746 012705 000252 ;SET SDM1
2296 014752 004737 026502 ;LOAD CHARACTER IN RS FOR TYPEOUT
2297 014756 010561 000004 ;WAIT FOR OUT-READY
2298 014762 104414 ;LOAD PORT4 WITH CHARACTER
2299 014764 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2300 014766 004737 026350 ;LOAD OUT DATA
2301 014772 005003 ;JSR PC,OCLR ;WAIT FOR OCLR TO SET
2302 014774 010502 ;CLEAR BIT COUNTER
2303 014776 104415 000002 ;LOAD CHARACTER IN R2
2304 015002 104415 000001 18: ;2 TICKS TO SET UP TRANSMITTER
2305 015006 106002 ;DATACLK, 1 ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2306 015010 103005 ;RORB R2 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2307 015012 004737 026316 ;BCC 28 ;BR IF CARRY CLEAR
2308 015016 103406 ;JSR PC,GETSI ;GET THE WINDOW
2309 015020 104006 ;BCS 38 ;BR IF BIT IS A MARK
2310 015022 000404 ;HLT 6 ;ERROR BIT WAS A SPACE
2311 015024 004737 026316 28: ;CONTINUE WITH TEST
2312 015030 103001 ;JSR PC,GETSI ;GET THE WINDOW
2313 015032 104006 ;BCC 38 ;BR IF BIT IS A SPACE
2314 015034 ;HLT 6 ;ERROR BIT WAS A MARK
2315 015034 005203 ;*****
2316 015036 022703 000010 ;INC R3 ;NEXT BIT
2317 015042 001357 ;CMP #10,R3 ;DONE YET?
2318 015044 104415 000014 ;BNE 18 ;BR IF NO
2319 015050 104414 ;DATACLK, 14 ;CLOCK TRANSMITTER 14 MORE TICKS
2320 015052 021264 ;ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2321 015054 032761 000040 000004 021264 ;PORT4_LU=13
2322 015062 001401 ;BIT #BIT5,4(R1) ;RTS SHOULD BE CLEAR NOW
2323 015064 104034 ;BEQ 48 ;BR IF YES
2324 015066 104400 ;HLT 34 ;ERROR, RTS NOT CLEAR
2325 ;SCOPE ;SCOPE THIS TEST
2326
2327 ;***** TEST 22 *****
2328 ;*DDCMP TRANSMITTER TEST
2329 ;*SINGLE CLOCK THE CHARACTER 377
2330 ;*VERIFY EACH BIT POSITION AS IT
2331 ;*PASSES THE BIT WINDOW (SI BIT)
2332 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2333 ;***** ****

```

```

2335      ; TEST 22
2336      ;-----
2337  015070  012737  000022  001226    TST21: MOV   #22,TSTNO
2338  015076  012737  015252  001216    MOV   #TST23,NEXT
2339
2340  015104  104412
2341  015106  012711  004000
2342  015112  004737  026502
2343  015116  012761  000001  000004
2344  015124  104414
2345  015126  122111
2346  015130  012705  000377
2347  015134  004737  026502
2348  015140  010561  000004
2349  015144  104414
2350  015146  122110
2351  015150  004737  026350
2352  015154  005003
2353  015156  010502
2354  015160  104415  000002
2355  015164  104415  000001
2356  015170  106002
2357  015172  103005
2358  015174  004737  026316
2359  015200  103406
2360  015202  104006
2361  015204  000404
2362  015206  004737  026316
2363  015212  103001
2364  015214  104006
2365  015216
2366  015216  005203
2367  015220  022703  000010
2368  015224  001357
2369  015228  104415  000014
2370  015232  104414
2371  015234  021264
2372  015236  032761  000040  000004
2373  015244  001401
2374  015246  104034
2375  015250  104400
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389  015252  012737  000023  001226    TST23: MOV   #23,TSTNO
2390  015260  012737  015460  001216    MOV   #TST24,NEXT

```

;-----

***** TEST 23 *****

;~~DDCMP TRANSMITTER TEST~~

;~~SINGLE CLOCK A BINARY COUNT PATTERN~~

;~~VERIFY EACH BIT POSITION AS IT~~

;~~PASSES THE BIT WINDOW (SI BIT)~~

;~~ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE~~

;~~AND R5 CONTAINS THE CHARACTER THAT FAILED~~

;~~*****~~

***** TEST 23 *****

;

;

```

2391
2392  015266  104412
2393  015270  012711  004000
2394  015274  005003
2395  015276  005004
2396  015300  005005
2397  015302  004737  026502
2398  015308  012761  000001  000004
2399  015314  104414
2400  015316  122111
2401  015320  004737  026502
2402  015324  010461  000004
2403  015330  104414
2404  015332  122110
2405  015334  005204
2406  015336  004737  026502
2407  015342  010461  000004
2408  015346  104414
2409  015350  122110
2410  015352  004737  026350
2411  015356  104415  000002
2412  015362  005003
2413  015364  010502
2414  015366  104415  000001
2415  015372  106002
2416  015374  103005
2417  015376  004737  026316
2418  015402  103406
2419  015404  104006
2420  015406  000404
2421  015410  004737  026316
2422  015414  103001
2423  015416  104006
2424  015420
2425  015420  005203
2426  015422  022703  000010
2427  015426  001357
2428  015430  005204
2429  015432  004737  026502
2430  015436  010461  000004
2431  015442  104414
2432  015444  122110
2433  015446  005205
2434  015450  022705  000400
2435  015454  001342
2436  015456  104400
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446

```

;-----

***** TEST 24 *****

;~~DDCMP STRIP SYNC TEST~~

;~~SET LU LOOP, SINGLE STEP 5 SYNCs,~~

;~~VERIFY THAT IN ACTIVE DOES NOT SET~~

;~~*****~~

***** TEST 24 *****

;

```

2447 015460 012737 000024 001226 TST24: MOV #24,TSTNO
2448 015466 012737 015546 001216 MOV #TST25,NEXT
2449
2450 015474 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2451 015476 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
2452 015502 012702 000012 MOV #12,R2 ;SET LU LOOP
2453 015506 004737 026366 JSR PC,SYNC ;SAVE LU REG FOR TIMEOUT
2454 015512 000005 S ;SINGLE CLOCK 5 SYNC CHARACTERS
2455 015514 104415 000054 DATACLK, 54
2456 015520 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2457 015522 021244 021244 ;PORT4_LU12
2458 015524 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2459 015530 042704 000277 BIC #277,R4 ;CLEAR UNWANTED BITS
2460 015534 005005 CLR R5 ;PUT "EXPECTED" IN R5
2461 015536 120504 CMPB R5,R4 ;IS ACTIVE CLEAR?
2462 015540 001401 BEQ 18 ;BR IF YES
2463 015542 104040 HLT 40 ;ERROR ACTIVE IS NOT CLEAR
2464 015544 104400 18: SCOPE ;SCOPE THIS TEST
2465
2466
2467 ;***** TEST 25 *****
2468 ;*DDCMP IN ACTIVE TEST
2469 ;*SET LU LOOP, SINGLE STEP 5 SYNCS AND A NON-SYNC (301)
2470 ;*VERIFY THAT IN ACTIVE IS SET
2471 ;***** ****
2472
2473 ; TEST 25
2474 ;-----
2475 015546 012737 000025 001226 TST25: MOV #25,TSTNO
2476 015554 012737 015636 001216 MOV #TST26,NEXT
2477
2478 015562 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2479 015564 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
2480 015570 012702 000012 MOV #12,R2 ;SET LU LOOP
2481 015574 004737 026366 JSR PC,SYNC ;SAVE LU REG FOR TIMEOUT
2482 015600 000005 S ;SINGLE CLOCK 5 SYNC CHARACTERS
2483 015602 104415 000064 DATACLK, 64
2484 015606 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2485 015610 021244 021244 ;PORT4_LU12
2486 015612 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2487 015616 042704 000277 BIC #277,R4 ;CLEAR UNWANTED BITS
2488 015622 012705 000100 MOV #BIT6,R5 ;PUT "EXPECTED" IN R5
2489 015626 120504 CMPB R5,R4 ;IS ACTIVE SET?
2490 015630 001401 BEQ 18 ;BR IF YES
2491 015632 104040 HLT 40 ;ERROR ACTIVE IS NOT SET
2492 015634 104400 18: SCOPE ;SCOPE THIS TEST
2493
2494
2495 ;***** TEST 26 *****
2496 ;*DDCMP IN ACTIVE TEST
2497 ;*SET LU LOOP, SINGLE STEP 1 SYNC AND A NON-SYNC (301)
2498 ;*VERIFY THAT IN ACTIVE DOES NOT SET
2499 ;***** ****
2500
2501 ; TEST 26
2502 ;-----

```

```

2503 015636 012737 000026 001226 TST26: MOV #26,TSTNO
2504 015644 012737 015724 001216 MOV #TST27,NEXT
2505
2506 015652 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2507 015654 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
2508 015660 012702 000012 MOV #12,R2 ;SET LU LOOP
2509 015664 004737 026366 JSR PC,SYNC ;SAVE LU REG FOR TIMEOUT
2510 015670 000001 S ;SINGLE CLOCK 1 SYNC CHARACTERS
2511 015672 104415 000024 DATACLK, 24
2512 015676 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2513 015700 021244 021244 ;PORT4_LU12
2514 015702 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2515 015706 042704 000277 BIC #277,R4 ;CLEAR UNWANTED BITS
2516 015712 005005 CLR R5 ;PUT "EXPECTED" IN R5
2517 015714 120504 CMPB R5,R4 ;IS ACTIVE CLEAR?
2518 015716 001401 BEQ 18 ;BR IF YES
2519 015720 104040 HLT 40 ;ERROR ACTIVE IS NOT CLEAR
2520 015722 104400 18: SCOPE ;SCOPE THIS TEST
2521
2522
2523 ;***** TEST 27 *****
2524 ;*DDCMP IN ACTIVE TEST
2525 ;*SET LU LOOP, SINGLE STEP 2 SYNCS AND A NON-SYNC (301)
2526 ;*VERIFY THAT IN ACTIVE IS SET
2527 ;***** ****
2528
2529 ; TEST 27
2530 ;-----
2531 015724 012737 000027 001226 TST27: MOV #27,TSTNO
2532 015732 012737 016014 001216 MOV #TST30,NEXT
2533
2534 015740 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2535 015742 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
2536 015746 012702 000012 MOV #12,R2 ;SET LU LOOP
2537 015752 004737 026366 JSR PC,SYNC ;SAVE LU REG FOR TIMEOUT
2538 015756 000002 S ;SINGLE CLOCK 2 SYNC CHARACTERS
2539 015760 104415 000034 DATACLK, 34
2540 015764 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2541 015766 021244 021244 ;PORT4_LU12
2542 015770 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2543 015774 042704 000277 BIC #277,R4 ;CLEAR UNWANTED BITS
2544 016000 012705 000100 MOV #BIT6,R5 ;PUT "EXPECTED" IN R5
2545 016004 120504 CMPB R5,R4 ;IS ACTIVE SET?
2546 016006 001401 BEQ 18 ;BR IF YES
2547 016010 104040 HLT 40 ;ERROR ACTIVE IS NOT SET
2548 015752 104400 18: SCOPE ;SCOPE THIS TEST
2549
2550
2551 ;IN CLEAR TEST
2552 ;SYNC UP RECEIVER AND TRANSMIT A CHARACTER
2553 ;WAIT FOR IN RDY, THEN SET IN CLEAR
2554 ;VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED
2555 ;*****
2556
2557 ; TEST 30
2558

```

```

2559 016014 012737 000030 001226 TST30: -----
2560 016022 012737 016166 001216 MOV #30,TSTNO
2561 016022 012737 016166 001216 MOV #TST31,NEXT
2562
2563 016030 104412 MSTCLR
2564 016032 012702 000012 MOV #12,R2 ;R1 CONTAINS BASE DMC11 ADDRESS
2565 016036 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
2566 016042 004737 026534 JSR PC,CHAR ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
2567 016046 000301 301 ;SET LINE UNIT LOOP
2568 016050 104415 000053 DATACLK, 53 ;LOAD SILO WITH 3 SYNCs
2569 016054 104416 000002 TIMER, 2 ;AND A NON-SYNC (301)
2570 016060 104414 ROMCLK ;SINGLE CLOCK THE DATA
2571 016062 021244 021244 ;WAIT FOR INRDY
2572 016064 016104 000004 MOV 4(R1),R4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2573 016070 042704 000357 BIC #357,R4 ;PORTA_LU 12
2574 016074 012705 000020 MOV #BIT4,R5 ;PUT "FOUND" IN R4
2575 016100 120504 CMPB R5,R4 ;CLEAR UNWANTED BITS
2576 016102 001401 BEQ 18 ;PUT "EXPECTED" IN R5
2577 016104 104040 HLT 40 ;IS INRDY SET?
2578 016106
2579 016106 012761 000200 000004 18: MOV #BIT7,4(R1) ;ERROR, INRDY IS NOT SET
2580 016114 104414 ROMCLK ;LOAD PORT4
2581 016116 122112 122112 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2582 016120 104414 ROMCLK ;SET IN CLEAR
2583 016122 021244 021244 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2584 016124 016104 000004 MOV 4(R1),R4 ;PORTA_LU 12
2585 016130 042704 000277 BIC #277,R4 ;PUT "FOUND" IN R4
2586 016134 005005 CLR R5 ;CLEAR UNWANTED BITS
2587 016136 120504 CMPB R5,R4 ;PUT "EXPECTED" IN R5
2588 016140 001401 BEQ 28 ;IS IN ACTIVE CLEAR?
2589 016142 104040 HLT 40 ;ERROR, IN ACTIVE IS NOT CLEAR
2590 016144
2591 016144 016104 000004 28: MOV 4(R1),R4 ;PUT "FOUND" IN R4
2592 016150 042704 000357 BIC #357,R4 ;CLEAR UNWANTED BITS
2593 016154 005005 CLR R5 ;PUT "EXPECTED" IN R5
2594 016156 120504 CMPB R5,R4 ;IS INRDY CLEARED?
2595 016160 001401 BEQ 36
2596 016162 104040 HLT 40 ;ERROR, INRDY IS NOT CLEARED
2597 016164 104400 38: SCOPE ;SCOPE THIS TEST
2598
2599
2600 ;***** TEST 31 *****
2601 ;*DDCMP BASIC RECEIVER TEST
2602 ;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
2603 ;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
2604 ;***** *****

2605
2606 ; TEST 31
2607 ;*****
2608 016166 012737 000031 001226 TST31: MOV #31,TSTNO
2609 016174 012737 016302 001216 MOV #TST32,NEXT
2610
2611 016202 104412 MSTCLR
2612 016204 012702 000012 MOV #12,R2 ;R1 CONTAINS BASE DMC11 ADDRESS
2613 016210 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
2614 016214 004737 026534 JSR PC,CHAR ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
2615
2616 016220 000000 0 ;SET LINE UNIT LOOP
2617 016222 104415 000053 DATACLK, 53 ;LOAD SILO WITH 3 SYNCs
2618 016226 104416 000002 TIMER, 2 ;AND THE CHARACTER 0
2619 016232 104414 ROMCLK ;SINGLE CLOCK THE DATA
2620 016236 016104 000004 021244 ;WAIT FOR INRDY
2621 016242 042704 000357 BIC #357,R4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2622 016246 012705 000020 MOV #BIT4,R5 ;CLEAR UNWANTED BITS
2623 016252 120504 CMPB R5,R4 ;PUT "EXPECTED" IN R5
2624 016254 001401 BEQ 18 ;IS INRDY SET?
2625 016256 104040 HLT 40 ;ERROR, INRDY IS NOT SET
2626 016260 104414 18: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2627 016262 021204 021204 ;PORTA_IN DATA
2628 016264 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2629 016270 005005 CLR R5 ;PUT "EXPECTED" IN R5
2630 016272 120504 CMPB R5,R4 ;WAS A 0 RECEIVED?
2631 016274 001401 BEQ 28
2632 016276 104010 HLT 10 ;ERROR, RECEIVED DATA IS WRONG
2633 016300 104400 28: SCOPE ;SCOPE THIS TEST
2634
2635
2636
2637 ;***** TEST 32 *****
2638 ;*DDCMP BASIC RECEIVER TEST
2639 ;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
2640 ;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
2641 ;***** *****

2642
2643 ; TEST 32
2644 ;*****
2645 016302 012737 000032 001226 TST32: MOV #32,TSTNO
2646 016310 012737 016420 001216 MOV #TST33,NEXT
2647
2648 016316 104412 MSTCLR
2649 016320 012702 000012 MOV #12,R2 ;R1 CONTAINS BASE DMC11 ADDRESS
2650 016324 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
2651 016330 004737 026534 JSR PC,CHAR ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
2652 016334 000125 125 ;SET LINE UNIT LOOP
2653 016336 104415 000053 DATACLK, 53 ;LOAD SILO WITH 3 SYNCs
2654 016342 104416 000002 TIMER, 2 ;AND THE CHARACTER 125
2655 016346 104414 ROMCLK ;SINGLE CLOCK THE DATA
2656 016350 021244 021244 ;WAIT FOR INRDY
2657 016352 016104 000004 MOV 4(R1),R4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2658 016356 042704 000357 BIC #357,R4 ;PORTA_LU 12
2659 016362 012705 000020 MOV #BIT4,R5 ;PUT "FOUND" IN R4
2660 016366 120504 CMPB R5,R4 ;CLEAR UNWANTED BITS
2661 016370 001401 BEQ 18 ;PUT "EXPECTED" IN R5
2662 016372 104040 HLT 40 ;IS INRDY SET?
2663 016374
2664 016374 104414 18: ROMCLK ;ERROR, INRDY IS NOT SET
2665 016376 021204 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2666 016400 016104 000004 MOV 4(R1),R4 ;PORTA_IN DATA
2667 016404 012705 000125 MOV #125,R5 ;PUT "FOUND" IN R4
2668 016410 120504 CMPB R5,R4 ;PUT "EXPECTED" IN R5
2669 016412 001401 BEQ 28 ;WAS A 125 RECEIVED?
2670 016414 104010 HLT 10 ;ERROR, RECEIVED DATA IS WRONG

```

2671 016416 104400 28: SCOPE ;SCOPE THIS TEST
2672
2673
2674 ;***** TEST 33 *****
2675 ;*DDCMP BASIC RECEICER TEST
2676 ;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
2677 ;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
2678 ;*****
2679
2680 ; TEST 33
2681 ;-----
2682 016420 012737 000033 001226 TST33: MOV #33,TSTNO
2683 016426 012737 016536 001216 MOV #TST34,NEXT
2684
2685 016434 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2686 016436 012702 000012 MOV #12,R2 ;MASTER CLEAR DMC11
2687 016442 012711 004000 MOV #BIT11,(R1) ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
2688 016446 004737 026534 JSR PC,CHAR ;SET LINE UNIT LOOP
2689 016452 000252 252 ;LOAD SILO WITH 3 SYNCs
2690 016454 104415 000053 DATACLK, 53 ;AND THE CHARACTER 252
2691 016460 104416 000002 TIMER, 2 ;SINGLE CLOCK THE DATA
2692 016464 104414 ROMCLK ;WAIT FOR INRDY
2693 016466 021244 021244 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2694 016470 016104 000004 MOV 4(R1),R4 ;PORT4_LU 12
2695 016474 042704 000357 BIC #357,R4 ;PUT "FOUND" IN R4
2696 016500 012705 000020 MOV #BIT4,R5 ;CLEAR UNWANTED BITS
2697 016504 120504 CMPB R5,R4 ;PUT "EXPECTED" IN R5
2698 016506 001401 BEQ 18 ;IS INRDY SET?
2699 016510 104040 HLT 40
2700 016512 104414 ;ERROR, INRDY IS NOT SET
2701 016512 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2702 016514 021204 ;PORT4_IN DATA
2703 016516 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2704 016522 012705 000252 MOV #252,R5 ;PUT "EXPECTED" IN R5
2705 016526 120504 CMPB R5,R4 ;WAS A 252 RECEIVED?
2706 016530 001401 BEQ 28
2707 016532 104010 HLT 10
2708 016534 104400 ;ERROR, RECEIVED DATA IS WRONG
28: SCOPE ;SCOPE THIS TEST
2709
2710
2711 ;***** TEST 34 *****
2712 ;*DDCMP BASIC RECEICER TEST
2713 ;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
2714 ;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
2715 ;*****
2716
2717 ; TEST 34
2718 ;-----
2719 016536 012737 000034 001226 TST34: MOV #34,TSTNO
2720 016544 012737 016654 001216 MOV #TST35,NEXT
2721
2722 016552 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2723 016554 012702 000012 MOV #12,R2 ;MASTER CLEAR DMC11
2724 016560 012711 004000 MOV #BIT11,(R1) ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
2725 016564 004737 026534 JSR PC,CHAR ;SET LINE UNIT LOOP
2726 016570 000377 377 ;LOAD SILO WITH 3 SYNCs
;AND THE CHARACTER 377

2727 016572 104415 000053 DATACLK, 53 ;SINGLE CLOCK THE DATA
2728 016576 104416 000002 TIMER, 2 ;WAIT FOR INRDY
2729 016602 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2730 016604 021244 021244 ;PORT4_LU 12
2731 016606 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2732 016612 042704 000357 BIC #357,R4 ;CLEAR UNWANTED BITS
2733 016616 012705 000020 MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
2734 016622 120504 CMPB R5,R4 ;IS INRDY SET?
2735 016624 001401 BEQ 18
2736 016626 104040 HLT 40
2737 016630 104414 ;ERROR, INRDY IS NOT SET
2738 016630 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2739 016632 021204 ;PORT4_IN DATA
2740 016634 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2741 016640 012705 000377 MOV #377,R5 ;PUT "EXPECTED" IN R5
2742 016644 120504 CMPB R5,R4 ;WAS A 377 RECEIVED?
2743 016646 001401 BEQ 28
2744 016650 104010 HLT 10
2745 016652 104400 ;ERROR, RECEIVED DATA IS WRONG
28: SCOPE ;SCOPE THIS TEST
2746
2747
2748 ;***** TEST 35 *****
2749 ;*DDCMP DATA TEST
2750 ;THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
2751 ;*CHECKING EACH CHARACTER AS IT IS RECEIVED
2752 ;*****
2753
2754 ; TEST 35
2755 ;-----
2756 016654 012737 000035 001226 TST35: MOV #35,TSTNO
2757 016662 012737 017004 001216 MOV #TST36,NEXT
2758
2759 016670 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2760 016672 005037 027152 CLR SCHAR ;START BINARY COUNT AT ZERO
2761 016676 005037 027154 CLR STUFFL ;CLEAR BITSTUFF FLAG
2762 016702 005002 CLR R2 ;R2 IS "EXPECTED" DATA
2763 016704 012703 000073 MOV #73,R3 ;R3 IS CHARACTER COUNT
2764 016710 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
2765 016714 004737 026712 JSR PC,SILOLD ;LOAD SILO WITH COUNT PATTERN
2766 016720 104415 000043 DATACLK, 43 ;SYNC RECEIVER AND GET IT ACTIVE
2767 016724 104415 000730 DATACLK, 730 ;CLOCK IN 73 CHARACTERS
2768 016730 004737 027156 18: JSR PC,INRDY ;WAIT FOR INRDY
2769 016734 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2770 016736 021204 021204 ;PORT4_IN DATA
2771 016740 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2772 015744 010205 MOV R2,R5 ;PUT "EXPECTED" IN R5
2773 016746 120504 CMPB R5,R4 ;IS DATA CORRECT?
2774 016750 001401 BEQ 28 ;BR IF YES
2775 016752 104010 HLT 10 ;DATA ERROR
2776 016754 005202 INC R2 ;NEXT CHARACTER
2777 016756 022702 000400 CMP #400,R2 ;ALL DONE?
2778 016762 001407 BEQ 38 ;BR IF YES
2779 015764 005303 DEC R3 ;DECREMENT CHARACTER COUNT
2780 016766 001360 BNE 48 ;BR IF SILO NOT EMPTY
2781 016770 004737 026712 JSR PC,SILOLD ;LOAD SILO WITH MORE OF COUNT PATTERN
2782 016774 012703 000073 MOV #73,R3 ;RELOAD CHARACTER COUNT

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 54
DZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0073

```

2783 017000 000751          BR    18      ;CONTINUE
2784 017002 104400          SCOPE      ;SCOPE THIS TEST
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797 017004 012737 ,000036 001226
2798 017012 012737 017144 001216
2799
2800 017020 104412
2801 017022 005037 027152
2802 017026 005037 027154
2803 017032 005002
2804 017034 012703 000073
2805 017040 005011
2806 017042 012761 000040 000004
2807 017050 104414
2808 017052 122112
2809 017054 004737 026712
2810 017060 104415 000043
2811 017064 104415 000730
2812 017070 004737 027156
2813 017074 104414
2814 017076 021204
2815 017100 016104 000004
2816 017104 010205
2817 017106 120504
2818 017110 001401
2819 017112 104010
2820 017114 005202
2821 017116 022702 000400
2822 017122 001407
2823 017124 005303
2824 017126 001360
2825 017130 004737 026712
2826 017134 012703 000073
2827 017140 000751
2828 017142 104400
2829
2830
2831
2832
2833
2834
2835
2836
2837

35:                                **** TEST 36 ****
;*DDCMP DATA TEST
;*THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
;*CHECKING EACH CHARACTER AS IT IS RECEIVED
;*THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
;*EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12
;***** TEST 36 ****
;-----*
TST36: MOV #36,TSTNO
       MOV #TST37,NEXT
       ;F1 CONTAINS BASE DMC11 ADDRESS
       ;MASTER CLEAR DMC11
       ;START BINARY COUNT AT ZERO
       ;CLEAR BITSTUFF FLAG
       ;R2 IS "EXPECTED" DATA
       ;R3 IS CHARACTER COUNT
       ;CLEAR LU LOOP IN MAINT REG
       ;LOAD PORT4
       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
       ;SET LU LOOP IN LU REG 12
       ;LOAD SILO WITH COUNT PATTERN
       ;SYNC RECEIVER AND GET IT ACTIVE
       ;CLOCK IN 73 CHARACTERS
       ;WAIT FOR INRDY
       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
       ;PORT4_IN DATA
       ;PUT "FOUND" IN R4
       ;PUT "EXPECTED" IN R5
       ;IS DATA CORRECT?
       ;BR IF YES
       ;DATA ERROR
       ;NEXT CHARACTER
       ;ALL DONE?
       ;BR IF YES
       ;DECREMENT CHARACTER COUNT
       ;BR IF SILO NOT EMPTY
       ;LOAD SILO WITH MORE OF COUNT PATTERN
       ;RELOAD CHARACTER COUNT
       ;CONTINUE
       ;SCOPE THIS TEST

38:                                **** TEST 37 ****
;*TRANSMITTER MARK TEST
;*SINGLE CLOCK 3 SYNCs AND A 301 AND 20 EXTRA
;*CLOCK TICKS, VERIFY THAT A 301, A 377 AND A 377
;*WERE RECEIVED INDICATING THAT THE TRANSMITTER WENT
;*TO A MARK STATE FOR 16 BITS WHEN OUT SILO WAS EMPTY
;***** TEST 37 ****

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 55
DZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGES 2274

```

2839
2840
2841 017144 012737 000037 001226      ; TEST 37
2842 017152 012737 017304 001216      -----
2843
2844 017160 104412
2845 017162 012711 004000      TST37: MOV #37,TSTNO
2846 017166 004737 026534      MOV #TST40,NEXT
2847 017172 000301
2848 017174 104415 000073      MSTCLR
2849 017200 004737 027156      MOV #BIT11,(R1)
2850 017204 104414      JSR PC,CHAR
2851 017205 021204      301
2852 017210 016104 000004      DATACLK, 73
2853 017214 012705 000301      JSR PC,INRDY
2854 017220 120504      ROMCLK
2855 017222 001401      021204
2856 017224 104010      MOV 4(R1),R4
2857 017226 004737 027156      MOV #301,R5
2858 017232 104414      CMPB RS,R4
2859 017234 021204      BEQ 18
2860 017236 016104 000004      HLT 10
2861 017242 012705 000377      JSR PC,INRDY
2862 017246 120504      18:   ;ERROR FIRST CHARACTER INCORRECT
2863 017250 001401      ROMCLK
2864 017252 104010      021204
2865 017254 004737 027156      MOV 4(R1),R4
2866 017260 104414      MOV #377,R5
2867 017262 021204      CMPB RS,R4
2868 017264 016104 000004      BEQ 28
2869 017270 012705 000377      HLT 10
2870 017274 120504      JSR PC,INRDY
2871 017276 001401      ROMCLK
2872 017300 104010      28:   ;WAIT FOR INRDY
2873 017302 104400      021204
                                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
                                ;PORT4_IN DATA
                                ;PUT "FOUND" IN R4
                                ;PUT "EXPECTED" IN R5
                                ;WAS A 301 RECEIVED?
                                ;ERROR, 377 WAS NOT RECEIVED
                                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
                                ;PORT4_IN DATA
                                ;PUT "FOUND" IN R4
                                ;PUT "EXPECTED" IN R5
                                ;WAS A 377 RECEIVED?
                                ;ERROR, 377 WAS NOT RECEIVED
                                ;SCOPE THIS TEST
                                ;R1 CONTAINS BASE DMC11 ADDRESS
                                ;MASTER CLEAR DMC11
                                ;SET LINE UNIT LOOP
                                ;LOAD SILO WITH 3 SYNCs
                                ;AND A 301
                                ;CLOCK THE 301 IN AND 20 EXTRA TICKS
                                ;WAIT FOR INRDY
                                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
                                ;PORT4_IN DATA
                                ;PUT "FOUND" IN R4
                                ;PUT "EXPECTED" IN R5
                                ;WAS A 301 RECEIVED?
                                ;ERROR, 377 WAS NOT RECEIVED
                                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
                                ;PORT4_IN DATA
                                ;PUT "FOUND" IN R4
                                ;PUT "EXPECTED" IN R5
                                ;WAS A 377 RECEIVED?
                                ;ERROR, 377 WAS NOT RECEIVED
                                ;SCOPE THIS TEST

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 56
DZDME,P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0075

```

2895 017352 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2896 017354 122113          122113      ;SET DTR
2897 017356 104416 000002    TIMER, 2   ;WAIT
2898 017362 104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2899 017364 021264          021264      ;PORTA_LU13
2900 017366 016104 000004    MOV 4(R1),R4  ;PUT "FOUND" IN R4
2901 017372 042704 000223    BIC #223,R4  ;CLEAR UNWANTED BITS
2902 017376 012705 000110    MOV #110,R5  ;PUT "EXPECTED" IN R5
2903 017402 120504          CMPB R5,R4  ;IS MRDY SET?
2904 017404 001401          BEQ 1$       ;ERROR, MRDY NOT SET
2905 017406 104011          HLT 11      ;CLEAR PORTA
2906 017410 005061 000004    CLR 4(R1)  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2907 017414 104414          ROMCLK      ;CLEAR DTR
2908 017416 122113          122113      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2909 017420 104416 000002    TIMER, 2   ;PORTA_LU13
2910 017424 104414          ROMCLK      ;PUT "FOUND" IN R4
2911 017426 021264          021264      ;CLEAR UNWANTED BITS
2912 017430 016104 000004    MOV 4(R1),R4  ;PUT "EXPECTED" IN R5
2913 017434 042704 000223    BIC #223,R4
2914 017440 005005          CLR R5      ;IS LINE UNIT MB202?
2915 017442 032737 020000 001366  BIT #BIT13,STAT1 ;BIT13,STAT1
2916 017450 001402          BEQ ,+6     ;BR IF NO
2917 017452 052705 000010    BIS #BIT3,R5  ;MRDY SET ON MB202
2918 017456 120504          CMPB R5,R4  ;IS MRDY CLEAR?
2919 017460 001401          BEQ 2$       ;ERROR, MRDY NOT CLEAR
2920 017462 104011          HLT 11      ;SCOPE THIS TEST
2921 017464 104400          28$       ;SCOPE THIS TEST
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932 017466 012737 000041 001226 TST41: MOV #41,TSTNO ;TEST 41
2933 017474 012737 017632 001216  MOV #TST42,NEXT
2934
2935 017502 104412          MSTCLR      ;-----+
2936 017504 032737 020000 001366  BIT #BIT13,STAT1 ;R1 CONTAINS BASE DMC11 ADDRESS
2937 017512 001004          BNE .+12    ;MASTER CLEAR DMC11
2938 017514 032737 040000 001366  BIT #BIT14,STAT1 ;IS LINE UNIT MB202?
2939 017522 001442          BEQ 1$       ;BR IF YES (DO TEST EVEN IF NO LOOP-BACK CONN)
2940 017524 012711 004000    MOV #BIT11,(R1) ;IS TURNAROUND CONNECTOR ON?
2941 017530 012761 000100 000004    MOV $100, 4(R1) ;SKIP TEST IF NO
2942 017536 104414          ROMCLK      ;SET LINE UNIT LOOP
2943 017540 122113          122113      ;LOAD PORT4
2944 017542 104416 000002          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2945 017546 012761 000001 000004          ;CLEAR ALL MODEM SIGNALS,EXCEPT DTR
2946 017554 104414          28$       ;WAIT
2947 017556 122111          ROMCLK      ;LOAD PORT4
2948 017560 004537 027620          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2949 017564 030102          JSR R5,MESLD ;SET SOM
2950 017566 000100          MESDAT      ;FILL OUT DATA SILO
2951
2952
2953
2954 017570 012700 000050          ;WITH 64 CHARACTERS
2955 017574 005011          CLR (R1)  ;PREPARE FOR DELAY
2956
2957 017576 104414          28$:      ;CLEAR LINE UNIT LOOP
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976 017632 012737 000042 001226 TST42: MOV #42,TSTNO ;TEST 42
2977 017640 012737 020146 001216  MOV #TST43,NEXT
2978 017646 012737 017662 001220  MOV #648,LOCK
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 57
DZDME,P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0076

```

2951 017650 000050          MOV #50,R0  ;TEST 42
2952 017574 005011          CLR (R1)  ;PREPARE FOR DELAY
2953 017576 104414          28$:      ;CLEAR LINE UNIT LOOP
2954
2955 017600 021264          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2956 017602 016104 000004    021264      ;PORTA_LU13
2957 017606 012704 000223    MOV 4(R1),R4  ;PUT "FOUND" IN R4
2958 017612 012705 000154    BIC #223,R4  ;CLEAR UNWANTED BITS
2959 017616 120504          MOV #154,R5  ;PUT "EXPECTED" IN R5
2960 017620 001403          CMPB R5,R4  ;COMPARE EXPECTED AND FOUND
2961 017622 005300          BEQ 1$       ;BR IF ON
2962 017624 001364          DEC R0      ;DEC DELAY COUNT
2963 017626 104011          BNE 2$       ;BR IF NOT ZERO
2964 017630 104400          HLT 11      ;ERROR, ALL SIGNALS ARE NOT SET
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976 017632 012737 000042 001226 TST42: MOV #42,TSTNO ;-----+
2977 017640 012737 020146 001216  MOV #TST43,NEXT
2978 017646 012737 017662 001220  MOV #648,LOCK
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006

```

```

    3007  020000  022700  000010      CMP   $10, R0      ;DONE YET?
    3008  020004  001346      BNE   658      ;BR IF NOT DONE
    3009  020006  104401      SCOP1      ;SCOPE SUBTEST (SW09=1)
    3010  020010  012737  020016  001220      MOV   #718,LOCK  ;NEW SCOPE1
    3011  020016  004737  027662      718:  JSR   PC,CLRIO  ;CLEAR BCC REGISTERS
    3012  020022  005000      CLR   R0       ;START SHIFT COUNTER AT ZERO
    3013  020024  012737  120001  027316      MOV   #CRC16,XPOLY  ;LOAD POLYNOMIAL FOR SOFTWARE BCC
    3014  020032  012737  000000  020072      MOV   $0,738    ;LOAD CHAR FOR SOFTWARE BCC
    3015  020040  005037  020074      CLR   748     ;CLEAR OLD SOFTWARE BCC
    3016  020044  004737  027322      JSR   PC,BCCLD  ;LOAD OUT SILO WITH 2 SYNCs
    3017  020050  000000      0        ;AND THE CHARACTER 0
    3018  020052  104415  000032      DATACLK, 32      ;GET RECEIVER ACTIVE
    3019  020056  104415  000001      728:  DATACLK, 1      ;SHIFT BCC ONCE
    3020  020062  005200      INC   R0       ;BUMP SHIFT COUNT
    3021  020064  004537  027212      JSR   R5,SIMBCC  ;CALCULATE SOFTWARE BCC LSB
    3022  020070  000001      1        ;ONE SHIFT
    3023  020072  000000      738:  0        ;DATA CHARACTER
    3024  020074  000000      748:  0        ;OLD BCC
    3025  020076  103405      BCS   758      ;BR IF SOFT BCC LSB IS SET
    3026  020100  004737  027446      JSR   PC,GETQI  ;GET RECEIVER BCC LSB
    3027  020104  103006      BCC   766      ;BR IF HARD BCC LSB IS CLEAR
    3028  020106  104013      HLT   13       ;ERROR, BCC LSB IS SET
    3029  020110  000404      BR    766     ;CONTINUE
    3030  020112  004737  027446      JSR   PC,GETQI  ;GET RECEIVER BCC LSB
    3031  020116  103401      BCS   766      ;BR IF HARD BCC LSB IS SET
    3032  020120  104017      HLT   17       ;ERROR, BCC LSB IS CLEAR
    3033  020122      ROR   738      ;SHIFT SOFT DATA
    3034  020122  006037  020072      MOV   CALBCC,748  ;LOAD OLD SOFT BCC
    3035  020126  013737  027320  020074      CMP   $10, R0      ;DONE YET?
    3036  020134  022700  000010      BNE   728      ;BR IF NOT DONE
    3037  020140  001346      SCOP1      ;SCOPE SUBTEST (SW09=1)
    3038  020142  104401      JSR   SCOPE      ;SCOPE THIS TEST
    3039  020144  104400      778:  SCOPE      ;SCOPE THIS TEST
    3040
    3041
    3042
    3043
    3044
    3045
    3046
    3047
    3048
    3049
    3050
    3051  020146  012737  000043  001226      TST43: NOV   #42,TSTNO
    3052  020154  012737  020462  001216      NOV   #TST44,NEXT
    3053  020162  012737  020176  001220      NOV   #648,LOCK      ;TEST 43
    3054
    3055  020170  104412      MSTCLR      ;***** TEST OF CRC OPERATION *****
    3056  020172  012711  004000      MOV   $B1i1,(Ri)    ;USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
    3057  020176  004737  027662      648:  JSR   PC,CLRIO    ;*377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
    3058  020202  005200      CLR   R0       ;*TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
    3059  020204  012737  120001  027316      CLR   R0       ;***** TEST 43 *****
    3060  020212  012737  000377  020252      MOV   #CRC16,XPOLY  ;TEST OF CRC OPERATION
    3061  020220  005037  020254      MOV   $377,668    ;USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
    3062  020224  004737  027322      CLR   678     ;*377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
                                               JSR   PC,BCCLD  ;TEST OF CRC OPERATION
    ; TEST 43
    ;-----+
    ;MASTER CLEAR DMC11
    NOV   #42,TSTNO
    NOV   #TST44,NEXT
    NOV   #648,LOCK      ;R1 CONTAINS BASE DMC11 ADDRESS
    MSTCLR      ;MASTER CLEAR DMC11
    MOV   $B1i1,(Ri)
    JSR   PC,CLRIO
    ;CLEAR BCC REGISTERS
    CLR   R0       ;START SHIFT COUNTER AT ZERO
    ;LOAD POLYNOMIAL FOR SOFTWARE BCC
    MOV   #CRC16,XPOLY
    ;LOAD CHAR FOR SOFTWARE BCC
    CLR   R0       ;CLEAR OLD SOFTWARE BCC
    JSR   PC,BCCLD  ;LOAD OUT SILO WITH 2 SYNCs

```

```

    3063  020230  000377      377
    3064  020232  104415  000021      DATACLK, 21      ;AND THE CHARACTER 377
    3065  020236  104415  000001      658:  DATACLK, 1      ;GET TRANSMITTER ACTIVE
    3066  020242  005200      INC   R0       ;SHIFT BCC ONCE
    3067  020244  004537  027212      JSR   R5,SIMBCC  ;CLEAR BCC REGISTERS
    3068  020250  000001      1        ;BUMP SHIFT COUNT
    3069  020252  000000      668:  0        ;CALCULATE SOFTWARE BCC LSB
    3070  020254  000000      678:  0        ;ONE SHIFT
    3071  020256  103405      BCS   688      ;DATA CHARACTER
    3072  020260  004737  027434      JSR   PC,GETQO  ;OLD BCC
    3073  020264  103006      BCC   698      ;BR IF SOFT BCC LSB IS SET
    3074  020266  104012      HLT   12       ;GET HARDWARE TRANSMITTER BCC LSB
    3075  020270  000404      BR    698     ;BR IF HARD BCC LSB IS CLEAR
    3076  020272  004737  027434      JSR   PC,GETQO  ;ERROR, BCC LSB IS SET
    3077  020276  103401      BCS   698      ;CONTINUE
    3078  020300  104016      HLT   16       ;GET HARDWARE TRANSMITTER BCC LSB
    3079  020302      ROR   668      ;BB IF HARD BCC LSB IS SET
    3080  020302  006037  020252      MOV   CALBCC,678  ;BB IF HARD BCC LSB IS CLEAR
    3081  020306  013737  027320  020254      CMP   $10, R0      ;ERROR, BCC LSB IS SET
    3082  020314  022700  000010      BNE   658      ;TEST OF CRC OPERATION
    3083  020320  001346      BNE   658      ;NEW SCOPE1
    3084  020322  104401      SCOP1      ;CLEAR BCC REGISTERS
    3085  020324  012737  020332  001220      MOV   #718,LOCK  ;START SHIFT COUNTER AT ZERO
    3086  020332  004737  027662      718:  JSR   PC,CLRIO  ;LOAD POLYNOMIAL FOR SOFTWARE BCC
    3087  020336  005000      CLR   R0       ;LOAD CHAR FOR SOFTWARE BCC
    3088  020340  012737  120001  027316      CLR   748     ;CLEAR OLD SOFTWARE BCC
    3089  020346  012737  000377  020406      JSR   PC,BCCLD  ;LOAD OUT SILO WITH 2 SYNCs
    3090  020354  005037  020410      377
    3091  020360  004737  027322      DATACLK, 32      ;AND THE CHARACTER 377
    3092  020364  000377      728:  DATACLK, 1      ;GET RECEIVER ACTIVE
    3093  020366  104415  000032      INC   R0       ;SHIFT BCC ONCE
    3094  020372  104415  000001      JSR   R5,SIMBCC  ;BUMP SHIFT COUNT
    3095  020376  005200      INC   R0       ;CALCULATE SOFTWARE BCC LSB
    3096  020400  004537  027212      738:  1        ;ONE SHIFT
    3097  020404  000001      748:  0        ;DATA CHARACTER
    3098  020406  000000      BCS   758      ;OLD BCC
    3099  020410  000000      BCC   768      ;BR IF SOFT BCC LSB IS SET
    3100  020412  103405      HLT   13       ;GET HARDWARE RECEIVER BCC LSB
    3101  020414  004737  027446      JSR   PC,GETQI  ;BR IF HARD BCC LSB IS CLEAR
    3102  020420  103006      BCC   768      ;ERROR, BCC LSB IS SET
    3103  020422  104013      HLT   13       ;CONTINUE
    3104  020424  000404      BR    768     ;GET HARDWARE RECEIVER BCC LSB
    3105  020426  004737  027446      JSR   PC,GETQI  ;BB IF HARD BCC LSB IS SET
    3106  020432  103401      BCS   768      ;ERROR, BCC LSB IS CLEAR
    3107  020434  104017      HLT   17       ;TEST OF CRC OPERATION
    3108  020436      ROR   738      ;SHIFT SOFT DATA
    3109  020436  006037  020406      MOV   CALBCC,748  ;LOAD OLD SOFT BCC
    3110  020442  013737  027320  020410      CMP   $10, R0      ;DONE YET?
    3111  020450  022700  000010      BNE   728      ;BR IF NOT DONE
    3112  020454  001346      SCOP1      ;SCOPE SUBTEST (SW09=1)
    3113  020456  104401      JSR   SCOPE      ;SCOPE THIS TEST
    3114  020460  104400      778:  SCOPE      ;SCOPE THIS TEST
    ;-----+
    ;TEST OF CRC OPERATION

```

3119
3120
3121
3122
3123
3124
3125
3126 020462 012737 000044 001226 TST44: MOV #44,TSTNO
3127 020470 012737 020776 001216 MOV #TST45,EXT
3128 020476 012737 020512 001220 MOV #648,LOCK
3129
3130 020504 104412
3131 020506 012711 004000 648: MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3132 020512 004737 027662 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
3133 020516 005000 JSR PC,CLRD ;SET LU LOOP
3134 020520 012737 120001 027316 CLR R0 ;CLEAR BCC REGISTERS
3135 020526 012737 000125 020566 MOV #CRC16,XPOLY ;START SHIFT COUNTER AT ZERO
3136 020534 005037 020570 MOV #125,668; ;LOAD POLYNOMIAL FOR SOFTWARE BCC
3137 020540 004737 027322 CLR 678 ;LOAD CHAR FOR SOFTWARE BCC
3138 020544 000125 JSR PC,BCCLD ;CLEAR OLD SOFTWARE BCC
3139 020546 104415 000021 ;LOAD OUT SILO WITH 2 SYNCs
3140 020552 104415 000001 658: 125 ;AND THE CHARACTER 125
3141 020556 005200 DATACLK, 21 ;GET TRANSMITTER ACTIVE
3142 020560 004537 027212 DATACLK, 1 ;SHIFT BCC ONCE
3143 020564 000001 INC R0 ;BUMP SHIFT COUNT
3144 020566 000000 JSR R5,SIMBCC ;CALCULATE SOFTWARE BCC LSB
3145 020570 000000 668: 1 ;ONE SHIFT
3146 020572 103405 068: 0 ;DATA CHARACTER
3147 020574 004737 027434 BCS 688 ;OLD BCC
3148 020600 103006 JSR PC,GETQ0 ;BR IF SOFT BCC LSB IS SET
3149 020602 104012 BCC 698 ;GET HARDWARE TRANSMITTER BCC LSB
3150 020604 000404 HLT 12 ;BR IF HARD BCC LSB IS CLEAR
3151 020606 004737 027434 BR 698 ;ERROR, BCC LSB IS SET
3152 020612 103401 JSR PC,GETQ0 ;CONTINUE
3153 020614 104016 BCS 698 ;GET HARDWARE TRANSMITTER BCC LSB
3154 020616 060637 020566 678: HLT 16 ;BR IF HARD BCC LSB IS SET
3155 020616 006037 020566 ;ERROR, HARD BCC LSB IS CLEAR
3156 020622 013737 027320 020570 ROR 668
3157 020630 022700 000010 MOV CALBCC,678
3158 020634 001346 CMP #10,R0 ;SHIFT SOFT DATA
3159 020636 104401 BNE 658 ;LOAD OLD SOFT BCC
3160 020640 012737 020646 001220 SCOP1 ;DONE YET?
3161 020646 004737 027662 718: BNE 658 ;BR IF NOT DONE
3162 020652 005000 CLR R0 ;SCOPE SUBTEST (SW09=1)
3163 020654 012737 120001 027316 MOV #CRC16,XPOLY ;CLEAR BCC REGISTERS
3164 020662 012737 000125 020722 MOV #125,738; ;START SHIFT COUNTER AT ZERO
3165 020670 005037 020724 CLR 748 ;LOAD POLYNOMIAL FOR SOFTWARE BCC
3166 020674 004737 027322 JSR PC,BCCLD ;LOAD CHAR FOR SOFTWARE BCC
3167 020700 000125 125 ;AND THE CHARACTER 125
3168 020702 104415 000032 DATACLK, 32 ;GET RECEIVER ACTIVE
3169 020706 104415 000001 728: DATACLK, 1 ;SHIFT BCC ONCE
3170 020712 005200 INC R0 ;BUMP SHIFT COUNT
3171 020714 004537 027212 JSR R5,SIMBCC ;CALCULATE SOFTWARE BCC LSB
3172 020720 000001 1 ;ONE SHIFT
3173 020722 000000 738: 0 ;DATA CHARACTER
3174 020724 000000 748: 0 ;OLD BCC

3175 020726 103405 BCS 758 ;BR IF SOFT BCC LSB IS SET
3176 020730 004737 027446 JSR PC,GETQ0 ;GET HARDWARE RECEIVER BCC LSB
3177 020734 103006 BCC 768 ;BR IF HARD BCC LSB IS CLEAR
3178 020736 104013 HLT 13 ;ERROR, BCC LSB IS SET
3179 020740 000404 BR 768 ;CONTINUE
3180 020742 004737 027446 758: JSR PC,GETQ0 ;GET HARDWARE RECEIVER BCC LSB
3181 020746 103401 BCS 768 ;BR IF HARD BCC LSB IS SET
3182 020750 104017 HLT 17 ;ERROR, BCC LSB IS CLEAR
3183 020752 768: ROR 738 ;SHIFT SOFT DATA
3184 020752 060637 020722 MOV CALBCC,748 ;LOAD OLD SOFT BCC
3185 020756 013737 027320 020724 CMP #10,R0 ;DONE YET?
3186 020764 022700 000010 BNE 728 ;BR IF NOT DONE
3187 020770 001346 SCOP1 ;SCOPE SUBTEST (SW09=1)
3188 020772 104401 778: SCOPE ;SCOPE THIS TEST
3189 020774 104400
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201 020776 012737 000045 001226 TST45: 7***** TEST 45 *****
3202 021004 012737 021312 001216 MOV #45,TSTNO ;*TEST OF CRC OPERATION
3203 021012 012737 021026 001220 MOV #TST46,EXT ;*USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
3204
3205 021020 104412 648: MSTCLR ;*252, VERIFY THE LSB OF THE BCC ON EACH SHIFT
3206 021022 012711 004000 ;*TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
3207 021026 004737 027662 JSR PC,CLRD ;*****
3208 021032 005000 CLR R0 ;TEST 45 *****
3209 021034 012737 120001 027316 MOV #CRC16,XPOLY ;CLEAR BCC REGISTERS
3210 021142 012737 000252 021102 MOV #252,668; ;START SHIFT COUNTER AT ZERO
3211 021050 005037 021104 CLR 678 ;LOAD POLYNOMIAL FOR SOFTWARE BCC
3212 021054 004737 027322 JSR PC,BCCLD ;CLEAR OLD SOFTWARE BCC
3213 021060 000252 252 ;LOAD OUT SILO WITH 2 SYNCs
3214 021062 104415 000021 ;AND THE CHARACTER 252
3215 021066 104415 000001 DATACLK, 21 ;GET TRANSMITTER ACTIVE
3216 021072 005200 DATACLK, 1 ;SHIFT BCC ONCE
3217 021074 004537 027212 INC R0 ;BUMP SHIFT COUNT
3218 021100 000001 JSR R5,SIMBCC ;CALCULATE SOFTWARE BCC LSB
3219 021102 000000 668: 1 ;ONE SHIFT
3220 021104 000000 678: 0 ;DATA CHARACTER
3221 021106 103405 BCS 688 ;OLD BCC
3222 021110 004737 027434 JSR PC,GETQ0 ;BR IF SOFT BCC LSB IS SET
3223 021114 103006 BCC 698 ;GET HARDWARE TRANSMITTER BCC LSB
3224 021116 104012 HLT 12 ;BR IF HARD BCC LSB IS CLEAR
3225 021120 000404 BR 698 ;ERROR, BCC LSB IS SET
3226 021122 004737 027434 688: JSR PC,GETQ0 ;CONTINUE
3227 021126 103401 BCS 698 ;GET HARDWARE TRANSMITTER BCC LSB
3228 021130 104016 HLT 16 ;BR IF HARD BCC LSB IS SET
3229 021132 000637 021102 ;ERROR, HARD BCC LSB IS CLEAR
3230 021132 006037 021102 ROR 668 ;SHIFT SOFT DATA

```
3231 021136 013737 027320 021104 MOV CALBCC,678 ;LOAD OLD SOFT BCC
3232 021144 022700 000010 CMP #10,R0 ;DOVE YET?
3233 021150 001346 BNE 658 ;BR IF NOT DONE
3234 021152 104401 SCOP1 ;SCOPE SUBTEST (SW09=1)
3235 021154 012737 021162 001220 MOV #718,LOCK ;NEW SCOPE1
3236 021162 004737 027662 718: JSR PC,CLRIO ;CLEAR BCC REGISTERS
3237 021166 005000 CLR R0 ;START SHIFT COUNTER AT ZERO
3238 021170 012737 120001 027316 MOV #CRC16,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE BCC
3239 021176 012737 000252 021236 MOV #252,73$; ;LOAD CHAR FOR SOFTWARE BCC
3240 021204 005037 021240 CLR 748 ;CLEAR OLD SOFTWARE BCC
3241 021210 004737 027322 JSR PC,BCCLD ;LOAD OUT SILO WITH 2 SYNCs
3242 021214 000252 252 ;AND THE CHARACTER 252
3243 021216 104415 000032 DATACLK,32 ;GET RECEIVER ACTIVE
3244 021222 104415 000001 728: DATACLK,1 ;SHIFT BCC ONCE
3245 021226 005200 INC R0 ;BUMP SHIFT COUNT
3246 021230 004537 027212 JSR R5,SIMBCC ;CALCULATE SOFTWARE BCC LSB
3247 021234 000001 1 ;ONE SHIFT
3248 021236 000000 738: 0 ;DATA CHARACTER
3249 021240 000000 748: 0 ;OLD BCC
3250 021242 103405 BCS 758 ;BR IF SOFT BCC LSB IS SET
3251 021244 004737 027446 JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3252 021250 103006 BCC 768 ;BR IF HARD BCC LSB IS CLEAR
3253 021252 104013 HLT 13 ;ERROR, BCC LSB IS SET
3254 021254 000404 BR 768 ;CONTINUE
3255 021256 004737 027446 758: JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3256 021262 103401 BCS 768 ;BR IF HARD BCC LSB IS SET
3257 021264 104017 HLT 17 ;ERROR, BCC LSB IS CLEAR
3258 021266 768: ;***** TEST 46 *****
3259 021266 006037 021236 ROR 73$ ;SHIFT SOFT DATA
3260 021272 013737 027320 021240 MOV CALBCC,748 ;LOAD OLD SOFT BCC
3261 021300 022700 000010 CMP #10,R0 ;DONE YET?
3262 021304 001346 BNE 728 ;BR IF NOT DONE
3263 021306 104401 SCOP1 ;SCOPE SUBTEST (SW09=1)
3264 021310 104400 778: SCOPE ;SCOPE THIS TEST
3265
3266
3267 ;***** TEST 46 *****
3268 ;TRANSMITTER CRC TEST
3269 ;USING THE CRC16 POLYNOMINAL, SINGLE CLOCK A BINARY
3270 ;COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT
3271 ;***** TEST 46 *****
3272 ;***** TEST 46 *****
3273 ;***** TEST 46 *****
3274 ;***** TEST 46 *****
3275 021312 012737 000046 001226 TST46: MOV #46,TSTNO ;TST46,NEXT
3276 021320 012737 021550 001216
3277 ;***** TEST 46 *****
3278 021326 104412 M8TCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3279 021330 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
3280 021334 005003 CLR R3 ;SET LINE UNIT LOOP
3281 021336 005004 CLR R4 ;ZERO BIT COUNT
3282 021340 005005 CLR R5 ;R4 CONTAINS CHAR TO BE LOADED IN SILO
3283 021342 005037 021444 CLR 48 ;R5 CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
3284 021346 012737 120001 027316 MOV #CRC16,XPOLY ;CLEAR SOFT BCC
3285 021354 004737 027464 JSR PC,SYNLD ;LOAD POLYNOMIAL
3286 021360 010461 000004 MOV R4,4(R1) ;LOAD SILO WITH 2 SYNCs, SOM SET
MOV R4,4(R1) ;PORT4_CHAR
```

```
3287 021364 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3288 021366 122110 122110 ;LOAD OUT DATA
3289 021370 005204 INC R4 ;INCREMENT TO NEXT CHARACTER
3290 021372 010461 000004 MOV R4,4(R1) ;PORT4_CHAR
3291 021376 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3292 021400 122110 122110 ;LOAD OUT DATA
3293 021402 005204 INC R4 ;INCREMENT TO NEXT CHARACTER
3294 021404 010461 000004 MOV R4,4(R1) ;PORT4_CHAR
3295 021410 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3296 021412 122110 122110 ;LOAD OUT DATA
3297 021414 004737 026350 JSR PC,OCOR ;WAIT FOR OCOR
3298 021420 104415 000021 DATACLK,21 ;CLOCK DATA
3299 021424 010537 021442 18: MOV R5,3$ ;LOAD CHAR FOR SOFT CRC
3300 021430 104415 000001 28: DATACLK,1 ;SHIFT BCC ONCE
3301 021434 004537 027212 JSR R5,SIMBCC ;CALCULATE SOFT BCC
3302 021440 000001 1 ;SOFT SHIFT COUNT
3303 021442 000000 38: 0 ;SOFT CHARACTER
3304 021444 000000 48: 0 ;OLD SOFT BCC
3305 021446 103405 BCS 58 ;BR IF SOFT BCC LSB IS SET
3306 021450 004737 027434 JSR PC,GETQO ;GET HARDWARE TRANSMITTER BCC LSB
3307 021454 103006 BCC 68 ;BR IF OK (CLEARED)
3308 021456 104020 HLT 20 ;ERROR, BCC LSB WAS SET
3309 021460 000404 BR 68 ;CONTINUE WITH TEST
3310 021462 004737 027434 58: JSR PC,GETQO ;GET HARDWARE TRANSMITTER BCC LSB
3311 021466 103401 BCS 68 ;BR IF OK (SET)
3312 021470 104021 HLT 21 ;ERROR, BCC LSB WAS CLEAR
3313
3314 021472 68: ;***** TEST 47 *****
3315 021472 006037 021442 ROR 38 ;SHIFT SOFT DATA
3316 021476 013737 027320 021444 MOV CALBCC,48 ;LOAD OLD SOFT BCC
3317 021504 005203 INC R3 ;INCREMENT BIT COUNTER
3318 021506 022703 000010 CMP #10,R3 ;DONE A FULL CHARACTER YET?
3319 021512 001346 BNE 28 ;BR IF NO
3320 021514 005003 CLR R3 ;RESTART BIT COUNTER
3321 021516 005204 INC R4 ;INCREMENT DATA FOR SILO
3322 021520 022704 000400 CMP #400,R4 ;DONE BINARY COUNT YET?
3323 021524 003404 BLE 98 ;BR IF YES
3324 021526 010461 000004 MOV R4,4(R1) ;PORT4_DATA
3325 021532 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3326 021534 122110 122110 ;LOAD OUT DATA
3327 021536 005205 98: INC R5 ;INCREMENT DATA
3328 021540 022705 000400 CMP #400,R5 ;DONE BINARY PATTERN YET?
3329 021544 001327 BNE 18 ;BR IF NO
3330 021546 104400 78: SCOPE ;SCOPE THIS TEST
3331
3332
3333 ;***** TEST 47 *****
3334 ;RECEIVER CRC TEST
3335 ;USING THE CRC16 POLYNOMINAL, SINGLE CLOCK A BINARY
3336 ;COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT
3337 ;***** TEST 47 *****
3338 ;***** TEST 47 *****
3339 ;TEST 47
3340 ;*****
3341 021550 012737 000047 001226 TST47: MOV #47,TSTNO ;TST47,NEXT
3342 021556 012737 022006 001216 MOV #TST50,NEXT
```

```

3343
3344 021564 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
3345 021566 012711 004000  MOV   #BIT11,(R1) ;MASTER CLEAR DMC11
3346 021572 005003      CLR   R3           ;SET LINE UNIT LOOP
3347 021574 005004      CLR   R4           ;ZERO BIT COUNT
3348 021576 005005      CLR   R5           ;R4 CONTAINS CHAR TO BE LOADED IN SILO
3349 021600 005037 021702  CLR   R6           ;RS CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
3350 021604 012737 120001 027316  MOV   #CRC16,XPOLY ;CLEAR SOFT BCC
3351 021612 004737 027464  JSR   PC,SYNLD ;LOAD POLYNOMIAL
3352 021616 010461 000004  MOV   R4,(R1)  ;LOAD SILO WITH 2 SYNCs, SOM SET
3353 021622 104414      ROMCLK          ;PORTA_CHAR
3354 021624 122110      122110          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3355 021626 005204      INC   R4           ;LOAD OUT DATA
3356 021630 010461 000004  MOV   R4,(R1)  ;INCREMENT TO NEXT CHARACTER
3357 021634 104414      ROMCLK          ;PORTA_CHAR
3358 021636 122110      122110          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3359 021640 005204      INC   R4           ;LOAD OUT DATA
3360 021642 010461 000004  MOV   R4,(R1)  ;INCREMENT TO NEXT CHARACTER
3361 021646 104414      ROMCLK          ;PORTA_CHAR
3362 021650 122110      122110          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3363 021652 004737 026350  JSR   PC,OCCR ;LOAD OUT DATA
3364 021656 104415 000032  DATACLK,32   ;WAIT FOR OCCR
3365 021662 010537 021700  18:   MOV   R5,R8          ;CLOCK DATA
3366 021666 104415 000001  DATACLK,1     ;LOAD CHAR FOR SOFT CRC
3367 021672 004537 027212  JSR   R5,SIMBCC ;SHIFT BCC ONCE
3368 021676 000001      1               ;CALCULATE SOFT BCC
3369 021700 000000      38:   0              ;SOFT SHIFT COUNT
3370 021702 000000      48:   0              ;SOFT CHARACTER
3371 021704 103465      BCS   58          ;OLD SOFT BCC
3372 021706 004737 027446  JSR   PC,GETQI ;BR IF SOFT BCC LSB IS SET
3373 021712 103006      BCC   68          ;IGET HARDWARE RECEIVER BCC LSB
3374 021714 104022      HLT   22          ;BR IF OK (CLEARED)
3375 021716 000404      BR    68          ;ERROR, BCC LSB WAS SET
3376 021720 004737 027446  JSR   PC,GETQI ;CONTINUE WITH TEST
3377 021724 103401      BCS   68          ;GET HARDWARE RECEIVER BCC LSB
3378 021726 104023      HLT   23          ;BR IF OK (SET)
3379
3380 021730      68:   BCS   58          ;BR IF OK (SET)
3381 021730 006037 021700  ROR   38          ;ERROR, BCC LSB WAS CLEAR
3382 021734 013737 027320 021702  MOV   CALBCC,48 ;SHIFT SOFT DATA
3383 021742 005203      INC   R3           ;LOAD OLD SOFT BCC
3384 021744 022703 000010  CMP   #10,R3  ;INCREMENT BIT COUNTER
3385 021750 001346      BNE   28          ;DONE A FULL CHARACTER YET?
3386 021752 005003      CLR   R3           ;BR IF NO
3387 021754 005204      INC   R4           ;RESTART BIT COUNTER
3388 021756 022704 000400  CMP   #400,R4 ;INCREMENT DATA FOR SILO
3389 021762 003404      CMP   98          ;DONE BINARY COUNT YET?
3390 021764 010461 000004  BLE   98          ;BR IF YES
3391 021770 104414      MOV   R4,(R1)  ;PORTA_DATA
3392 021772 122110      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3393 021774 005205      122110          ;LOAD OUT DATA
3394 021776 022705 000400  98:   INC   R5           ;INCREMENT DATA
3395 022002 001327      CMP   #400,R5 ;DONE BINARY PATTERN YET?
3396 022004 104400      BNE   18          ;BR IF NO
3397
3398

```

```

3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409 022006 012737 000050 001226  TST50: MOV   $50,TSTNO ;***** TEST 50 *****
3410 022014 012737 022340 001216  MOV   $TST51,NEXT ;TRANSMITTER DDCHP CRC TEST
3411
3412 022022 104412      MSTCLR          ;THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
3413
3414
3415
3416 022024 012711 004000  ;*BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
3417 022030 012704 030102 ;WINDOW, THE FOUR CHARACTERS ARE 0,125,252,377
3418 022034 005037 022130 ;*THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC
3419 022040 012700 000004 ;***** ****
3420 022044 004737 027574 ;TEST 50
3421 022050 004737 026502 ;*****
3422 022054 004537 027620 ;*****
3423 022060 030102      ;*****
3424 022062 000004      ;*****
3425 022064 004737 027574 ;*****
3426 022070 004737 026350 ;*****
3427 022074 005003      ;*****
3428 022076 104415 000022 ;*****
3429 022102 112405      128:   MOV   R5,(R4)+,R5 ;*****
3430 022104 010502      MOV   R5,R2          ;*****
3431
3432
3433
3434
3435 022106 012737 120001 027316  MOV   #CRC16,XPOLY ;*****
3436 022114 010537 022126  MOV   R5,678          ;*****
3437 022120 004537 027212  JSR   R5,SIMBCC ;*****
3438 022124 000010      67:   0              ;*****
3439 022126 000000      108:  0              ;*****
3440 022130 000000      108:  0              ;*****
3441 022132 013737 027320 022130  648:   MOV   CALBCC,108 ;*****
3442 022140 104415 000001  DATACLK,1     ;*****
3443 022144 106002      RORB  R2           ;*****
3444 022146 103005      BCC   658          ;*****
3445 022150 004737 026316  JSR   PC,GETSI ;*****
3446 022154 103406      BCS   668          ;*****
3447 022156 104006      HLT   6             ;*****
3448 022160 000404      BR    668          ;*****
3449 022162 004737 026316  658:   JSR   PC,GETSI ;*****
3450 022166 103001      BCC   668          ;*****
3451 022170 104006      HLT   6             ;*****
3452 022172
3453 022172 005203      668:   INC   R3           ;*****
3454 022174 022703 000010  CMP   #10,R3  ;*****

```

3455 022200 001357 BNE 646 ;BR IF NO
3456 022202 005003 CLR R3 ;CLEAR BIT COUNTER
3457 022204 005300 DEC R0 ;DEC CHARACTER COUNT
3458 022206 001335 BNE 128 ;BR IF NOT DONE YET
3459
3460 ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
3461
3462 022210 013700 027320 MOV CALBCC,R0 !PUT BCC IN R0
3463 022214 104415 000001 688: DATACLK,1 ;SHIFT HARDWARE BCC
3464 022220 006000 ROR R0 ;SHIFT SOFT BCC
3465 022222 103005 BCC 698 ;BR IF CARRY CLEAR
JSR PC,GETSI ;LOOK AT BIT WINDOW
3466 022224 004737 026316 BCS 708 ;BR IF OR (MARK)
3467 022230 103406 HLT 14 ;ERROR, CRC WRONG (SPACE)
3468 022232 104014 JSR PC,GETSI ;CONTINUE
3469 022234 000404 BR 708 ;LOOK AT BIT WINDOW
3470 022236 004737 026316 698: JSR PC,GETSI ;BR IF OR (SPACE)
3471 022242 103001 BCC 708 ;ERROR, CRC WRONG (MARK)
3472 022244 104014 HLT 14
3473 022246 708: INC R3 ;BUMP BIT COUNTER
3474 022246 005203 CMP \$20,R3 ;FINISHED BCC YET?
3475 022250 022703 000020 BNE 688: ;BR IF NO
3476 022254 001357 CLR R3 ;CLEAR BIT COUNTER
3477 022256 005003
3478
3479 ;CHECK TO SEE IF TRANSMITTER IS MARKING
3480
3481 022260 104415 000001 288: DATACLK,1 ;CLOCK TRANSMITTER
3482 022264 004737 026316 JSR PC,GETSI ;LOOK AT WINDOW
3483 022270 103401 BCS 38 ;IT SHOULD BE MARKING
3484 022272 104024 HLT 24 ;ERROR, BIT WAS A SPACE
3485 022274 005203 INC R3 ;BUMP BIT COUNTER
3486 022276 022703 000007 CMP #7,R3 ;DONE YET
3487 022302 001366 BNE 28 ;BR IF NO
3488 022304 104415 000010 DATACLK,10 ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
3489 022310 005003 CLR R3 ;CLEAR BIT COUNTER
3490 022312 104415 000001 488: DATACLK,1 ;SHIFT OUT NEXT BIT
3491 022316 004737 026316 JSR PC,GETSI ;LOOK AT BIT WINDOW
3492 022322 103401 BCS ,+4 ;BR IF IT IS A MARK
3493 022324 104024 HLT 24 ;ERROR, TRANSMITTER IS NOT MARKING
3494 022326 005203 INC R3 ;INC BIT COUNT
3495 022330 022703 000020 CMP \$20,R3 ;DONE YET?
3496 022334 001366 BNE 48 ;BR IF NO
3497 022336 104400 SCOPE ;SCOPE THIS TEST
3498
3499
3500 ;***** TEST 51 *****
3501 ;*RECEIVER DDCMP CRC TEST
3502 ;*THIS TEST CLOCKS A FOUR CHARACTER MESSAGE WITH BCC
3503 ;*AND VERIFY'S CORRECT DATA RECEPTION AND BCC MATCH
3504 ;*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
3505 ;*****
3506
3507 ; TEST 51
3508
3509 022340 012737 000051 001226 TSTS1: MOV #51,TSTNO
3510 022346 012737 022542 001216 MOV #TST52,NEXT

3511 022354 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3512 022356 0127111 004000 MOV #BIT11,(R1) ;MASTER CLEAR DMC11
3513 022362 012702 030102 MOV #MESDAT,R2 ;SET LINE UNIT LOOP
3514 022366 012700 000004 MOV #4,R0 ;LOAD POINTER TO DATA
3515 022372 004737 027464 JSR PC,SYNLD ;LOAD CHARACTER COUNT
3516 022376 004737 026502 JSR PC,OUTRDY ;LOAD 2 SYNC'S IN OUT SILO
3517 022402 004537 027620 JSR R5,MESLD ;WAIT FOR OUTRDY
MESDAT ;LOAD SILO WITH 4 CHAR MESS
3519 022406 030102 ;ADDRESS OF MESSAGE
3520 022410 000004 ;NUMBER OF CHARACTERS
3521 022412 004737 027574 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
3522 022416 004737 026350 JSR PC,OCOR ;WAIT FOR OCOR
3523 022422 104415 000114 DATACLK,114 ;CLOCK DATA
3524 022426 004737 027156 388: JSR PC,INRDY ;WAIT FOR INRDY
3525 022432 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3526 022434 021204 021204 MOV 4(R1),R4 ;GET IN DATA
3527 022436 016104 000004 MOVB (R2)++,R5 ;PUT "FOUND" IN R4
3528 022442 112205 MOVB R5,R4 ;PUT "EXPECTED" IN R5
3529 022444 120504 CHPB ;COMPARE RECEIVED DATA
3530 022446 001401 BEQ 18 ;BR IF OK
3531 022450 104010 HLT 10 ;DATA ERROR
3532 022452 005300 DEC R0 ;DEC CHARACTER COUNT
3533 022454 001364 BNE 38 ;BR IF NOT DONE YET
3534
3535 ;CHECK TO SEE THAT IN BCC MATCH IS SET
3536
3537 022456 004737 027156 JSR PC,INRDY ;WAIT FOR INRDY
3538 022462 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 3539 022464 021204 021204 GET FIRST HALF OF CRC
3540 022466 116137 000004 001252 MOVB 4(R1),TEMP3 ;PUT IN TEMP3
3541 022474 042737 177400 001252 BIC #177400,TEMP3 ;CLEAR HI BYTE
3542 022502 004737 027156 JSR PC,INRDY ;WAIT FOR INRDY
ROMCLR ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021244
3543 022506 104414 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3544 022510 021244 BIC #376,R4 ;CLEAR UNNANTED BITS
3545 022512 016104 000004 MOVB 1,R5 ;PUT "EXPECTED" IN R5
3546 022516 042704 000376 BIC R5,R4 ;IS IN BCC MATCH SET?
3547 022522 012705 000001 BEQ 255 ;IN BCC MATCH ERROR
3548 022526 120504 3551: HLT 15 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3549 022530 001401 3552: ROMCLK ;GET LAST HALF
3550 022532 104015 3553: SCOPE ;SCOPE THIS TEST
3554 022534 104414
3555 022536 021204
3556 022540 104400
3557
3558 ;***** TEST 52 *****
3559 ;*DDCMP EOM FUNCTION TEST
3560 ;*THIS TEST LOADS OUT SILO WITH: 2 SYNC'S,4 CHAR MESSAGE,EOM
3561 ;*4 CHARACTER MESS,EOM, THE DATA STREAM IS CHECKED TO BE
3562 ;*4 CHAR,BCC,4 CHAR,BCC,MARKS, THIS TEST VERIFY'S THAT
3563 ;*THE CHARCTERS LOADED WITH EOM SET ARE LOST
3564 ;*ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
3565 ;*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
3566 ;*RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
3567 ;*****

```

3567 ; TEST 52
3568 ;-----
3570 022542 012737 000052 001226 TST52: MOV #52,TSTNO
3571 022550 012737 023642 001216 MOV #TST53,NEXT
3572
3573 022556 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3574
3575 ;MASTER CLEAR DMC11
3576
3577 022560 012711 004000
3578 022564 012704 030102
3579 022570 005037 022700
3580 022574 012700 000004
3581 022600 004737 027464
3582 022604 004737 026502
3583 022610 004537 027620
3584 022614 030102
3585 022616 000004
3586 022620 004737 027574
3587 022624 004537 027620
3588 022630 030102
3589 022632 000004
3590 022634 004737 027574
3591 022640 004737 026350
3592 022644 005003
3593 022646 104415 000022
3594 022652 112405
3595 022654 010502
3596
3597 ;CHECK FIRST FOUR CHARACTER MESSAGE
3598 ;IN THE BIT WINDOW (0,125,252,377)
3599
3600 022656 012737 120001 027316
3601 022664 010537 022676
3602 022670 004537 027212
3603 022674 000010
3604 022676 000000
3605 022700 000000
3606 022702 013737 027320 022700
3607 022710 104415 000001
3608 022714 106002
3609 022716 103005
3610 022720 004737 026316
3611 022724 103406
3612 022726 104006
3613 022730 004004
3614 022732 004737 026316
3615 022736 103001
3616 022740 104006
3617 022742
3618 022742 005203
3619 022744 022703 000010
3620 022750 001357
3621 022752 005003
3622 022754 005300
3623 022756 001335
3624
3625 ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
3626
3627 022760 013700 027320
3628 022764 104415 000001
3629 022770 006000
3630 022772 103005
3631 022774 004737 026316
3632 023000 103406
3633 023002 104014
3634 023004 000404
3635 023006 004737 026316
3636 023012 103001
3637 023014 104014
3638 023016 005203
3639 023016 005203
3640 023020 022703 000020
3641 023024 001357
3642 023026 005003
3643 023030 012700 000004
3644 023034 012704 030102
3645 023040 005037 023072
3646 023044 112405
3647 023046 010502
3648
3649 ;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
3650
3651 023050 012737 120001 027316
3652 023056 010537 023070
3653 023062 004537 027212
3654 023066 000010
3655 023070 000000
3656 023072 000000
3657 023074 013737 027320 023072
3658 023102 104415 000001
3659 023106 106002
3660 023110 103005
3661 023112 004737 026316
3662 023116 103406
3663 023120 104006
3664 023122 000404
3665 023124 004737 026316
3666 023130 103001
3667 023132 104006
3668 023134
3669 023134 005203
3670 023136 022703 000010
3671 023142 001357
3672 023144 005003
3673 023146 005300
3674 023150 001335
3675
3676 ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
3677
3678 023152 013700 027320

```

```

BNE 128 ;BR IF NOT DONE YET
;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
MOV CALBCC,RO ;PUT BCC IN R0
DATACLK,1 ;SHIFT HARDWARE BCC
ROR RO ;SHIFT SOFT BCC
BCC 698 ;BR IF CARRY CLEAR
JSR PC,GETSI ;LOOK AT BIT WINDOW
BCS 708 ;BR IF OK (MARK)
HLT 14 ;ERROR, CRC WRONG (SPACE)
;CONTINUE
INC R3 ;BUMP BIT COUNTER
CMP #10,R3 ;DONE FULL 8 BITS YET
BNE 646 ;BR IF NO
CLR R3 ;CLEAR BIT COUNTER
DEC RO ;DEC CHARACTER COUNT
;BR IF NOT DONE YET
;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
MOV CALBCC,RO ;PUT BCC IN R0

```

DZDME MACYII 30(1046) 11-JUL-77 11:40 PAGE 70
DZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0089

```

3679 023156 104415 000001    778: DATACLK,1      ;SHIFT HARDWARE BCC
3680 023162 006000               ROR   R0      ;SHIFT SOFT BCC
3681 023184 103005               BCC   78$    ;BR IF CARRY CLEAR
3682 023186 004737 026316       JSR   PC,GETSI  ;LOOK AT BIT WINDOW
3683 023172 103406               BCS   79$    ;BR IF OK ('MARK')
3684 023174 104014               HLT   14     ;ERROR, CRC WRONG (SPACE)
3685 023176 000404               BR    79$    ;CONTINUE
3686 023200 004737 026316       788: JSR   PC,GETSI  ;LOOK AT BIT WINDOW
3687 023204 103001               BCC   79$    ;BR IF OK ('SPACE')
3688 023206 104014               HLT   14     ;ERROR, CRC WRONG (MARK)
3689 023210 005203
3690 023212 022703 000020       798: INC   R3      ;BUMP BIT COUNTER
3691 023212 022703 000020       CMP   #20,R3  ;FINISHED BCC YET?
3692 023216 001357               BNE   77$    ;BR IF NO
3693 023220 005003               CLR   R3      ;CLEAR BIT COUNTER
3694
3695                                     ;CHECK TO SEE IF TRANSMITTER IS MARKING
3696
3697 023222 104415 000001       28: DATACLK,1      ;CLOCK TRANSMITTER
3698 023226 004737 026316       JSR   PC,GETSI  ;LOOK AT WINDOW
3699 023232 103401               BCS   38     ;IT SHOULD BE MARKING
3700 023234 104024               HLT   24     ;ERROR, BIT WAS A SPACE
3701 023236 005203               INC   R3      ;BUMP BIT COUNTER
3702 023240 022703 000007       38: INC   R3      ;DONE YET
3703 023244 001366               BNE   28     ;BR IF NO
3704 023246 104415 000010       DATACLK,1      ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
3705 023252 005003               CLR   R3      ;CLEAR BIT COUNTER
3706 023254 104415 000001       48: DATACLK,1      ;SHIFT OUT NEXT BIT
3707 023260 004737 026316       JSR   PC,GETSI  ;LOOK AT BIT WINDOW
3708 023264 103401               BCS   .+4    ;BR IF IT IS A MARK
3709 023266 104024               HLT   24     ;ERROR, TRANSMITTER IS NOT MARKING
3710 023270 005203               INC   R3      ;INC BIT COUNT
3711 023272 022703 000020       CMP   #20,R3  ;DONE YET?
3712 023276 001366               BNE   48     ;BR IF NO
3713
3714
3715                                     ;CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
3716                                     ;WAS RECEIVED CORRECTLY (0,125,252,377)
3717 023300 104415 000001       DATACLK,1      ;GET LAST BIT IN RECEIVER
3718 023304 012703 000004       MOV   #4,R3    ;R3=CHARACTER COUNT
3719 023310 012702 030102       MOV   #MESDAT,R2  ;LOAD MESSAGE POINTER IN R2
3720 023314 004737 027156       408: JSR   PC,INRDY  ;WAIT FOR INRDY
3721 023320 104414               ROMCLK 021204  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3722 023322 021204
3723 023324 016104 000004       MOV   4(R1),R4  ;PUT "FOUND" IN R4
3724 023330 112205               MOVB  (R2)+,R5  ;PUT "EXPECTED" IN R5
3725 023332 120504
3726 023334 001401               CNPB R5,R4    ;IS RECEIVED DATA CORRECT?
3727 023336 104010               BEQ   418    ;BR IF YES
3728 023340 005303               HLT   10     ;RECEIVE DATA ERROR
3729 023342 001364               418: DEC   R3      ;DEC CHARACTER COUNT
                                         BNE   408    ;BR IF NOT DONE YET
3730
3731                                     ;CHECK TO SEE THAT IN BCC MATCH IS SET
3732                                     ;AND THAT THE BCC WAS RECEIVED CORRECTLY
3733
3734 023344 004737 027156       JSR   PC,INRDY  ;MAIN FOR ENDON

```

DZDME MACY11 30(1046) 11-JUL-77 11140 PAGE 71
DZDME MACY11 12-MAY-77 14118 BASIC RECEIVER TESTS

PAGE: 0090

```

3735 023350 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3736 023352 021204 021204 ;GET FIRST HALF OF CRC
3737 023354 116137 000004 001252 MOVB 4(R1),TEMP3 ;PUT IN TEMP3
3738 023362 042737 177400 001252 BIC #177400,TEMP3 ;CLEAR HI BYTE
3739 023370 004737 02156 JSR PC,INRDY ;WAIT FOR INRDY
3740 023374 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3741 023376 021244 021244 ;GET LAST HALF
3742 023400 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3743 023404 042704 000376 BIC #376,R4 ;CLEAR UNWANTED BITS
3744 023410 012705 000001 MOVB #1,R5 ;PUT "EXPECTED" IN R5
3745 023414 120504 CMPB R5,R4 ;IS IN BCC MATCH SET?
3746 023416 001401 BEQ 508 ;IN BCC MATCH ERROR
3747 023420 104015 HLT 15
3748 023422 5081 ;CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE
3749 023422 104414 ;WAS RECEIVED CORRECTLY (0,125,252,377)
3750 023424 021204 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3751 023426 116137 000004 001251 021204 ;GET LAST HALF
3752 023434 042737 000377 001250 MOVB 4(R1),TEMP2+1 ;PUT IN TEMP2
3753 023442 053373 001250 001252 BIC #377,TEMP2 ;CLEAR LO BYTE
3754 023450 023737 027320 001252 BIS TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
3755 023456 001401 CMP CALBCC,TEMP3 ;IS IT CORRECT?
3756 023460 104027 BEQ 428 ;BR IF OK
3757 HLT 27
3758
3759
3760 ;CHECK TO SEE THAT THE BCC WAS RECEIVED CORRECTLY
3761 023462 012703 000004 4281 MOV #4,R3 ;R3=CHARACTER COUNT
3762 023466 012702 030102 MOVB #MESDATA,R2 ;LOAD MESSAGE POINTER IN R2
3763 023472 004737 027156 JSR PC,INRDY ;WAIT FOR INRDY
3764 023476 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3765 023500 021204 021204 ;GET FIRST HALF OF CRC
3766 023502 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3767 023506 112205 MOVB (R2)+,R5 ;PUT "EXPECTED" IN R5
3768 023510 120504 CMPB R5,R4 ;IS RECEIVED DATA CORRECT?
3769 023512 001401 BEQ 448 ;BR IF YES
3770 023514 104010 HLT 10 ;RECEIVE DATA ERROR
3771 023516 005303 4481 DEC R3 ;DEC CHARACTER COUNT
3772 023520 001364 BNE 438 ;BR IF NOT DONE YET
3773
3774 ;CHECK TO SEE THAT IN BCC MATCH IS SET
3775 ;AND THAT THE BCC WAS RECEIVED CORRECTLY
3776
3777 023522 004737 027156 JSR PC,INRDY ;WAIT FOR INRDY
3778 023526 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3779 023530 021204 021204 ;GET FIRST HALF OF CRC
3780 023532 116137 000004 001252 MOVB 4(R1),TEMP3 ;PUT IN TEMP3
3781 023540 042737 177400 001252 BIC #177400,TEMP3 ;CLEAR HI BYTE
3782 023546 004737 027156 JSR PC,INRDY ;WAIT FOR INRDY
3783 023552 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3784 023554 021244 021244 ;GET LAST HALF
3785 023556 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3786 023562 042704 000376 BIC #376,R4 ;CLEAR UNWANTED BITS
3787 023566 012705 000001 MOVB #1,R5 ;PUT "EXPECTED" IN R5
3788 023572 120504 CMPB R5,R4 ;IS IN BCC MATCH SET?
3789 023574 001401 BEQ 518 ;IN BCC MATCH ERROR
3790 023576 104015 HLT 15

```

```

3791 023600      51$: ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3792 023600 104414      021204        ;GET LAST HALF
3793 023602 021204      MOVB  4(R1),TEMP2+1 ;PUT IN TEMP2
3794 023604 116137 000004 001251      BIC   #377,TEMP2    ;CLEAR LO BYTE
3795 023612 042737 000377 001250      BIS   TEMP2,TEMP3  ;16 BIT BCC NOW IN TEMP3
3796 023620 053737 001250 001252      CMP   CALBCC,TEMP3 ;IS IT CORRECT?
3797 023626 023737 027320 001252      BEQ   58           ;BR IF OK
3798 023634 001401      HLT   27          ;HALT
3799 023636 104027      58$: SCOPE          ;SCOPE THIS TEST
3800 023640 104400
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817 023642 012737 000053 001226      TST53: MOV   #53,TSTNO
3818 023650 012737 025042 001216      MOV   #TST54,NEXT
3819
3820 023656 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
3821
3822
3823
3824 023660 012711 004000      MSTCLR          ;MASTER CLEAR DMC11
3825 023664 012704 030102      LOAD OUT DATA SILO
3826 023670 005037 024004      MOV   #BIT11,(R1)  ;SET LINE UNIT LOOP
3827 023674 012700 000004      MOV   #MESDAT,R4   ;LOAD POINTER TO DATA
3828 023700 004737 027464      CLR   108          ;CLEAR SOFT BCC
3829 023704 004737 026502      JSR   PC,SYNLD    ;LOAD CHARACTER COUNT
3830 023710 004537 027620      JSR   PC,OUTRDY   ;LOAD 2 SYNCs IN OUT SILO
3831 023714 030102      JSR   R5,MESLD    ;WAIT FOR OUTRDY
3832 023716 000004      LOAD SILO WITH 4 CHAR MESS
3833 023720 004737 027574      MESDAT          ;ADDRESS OF MESSAGE
3834 023724 004737 027544      4                ;NUMBER OF CHARACTERS
3835 023730 004537 027620      JSR   PC,EOM     ;LOAD GARBAGE CHARACTER, WITH EOM SET
3836 023734 030102      JSR   PC,SOM     ;LOAD GARBAGE CHAR WITH SOM SET
3837 023736 000004      JSR   R5,MESLD    ;LOAD FOUR MORE CHARACTERS
3838 023740 004737 027574      MESDAT          ;ADDRESS OF MESSAGE
3839 023744 004737 026350
3840 023750 005003
3841 023752 104415 000022      128$: DATACLK,22
3842 023756 112405      MOVB  (R4)+,R5   ;CLOCK DATA
3843 023760 010502      MOV   R5,R2     ;LOAD R5 WITH CHAR
3844
3845
3846
3847
3848 023762 012737 120001 027316      128$: MOV   #CRC16,XPOLY  ;LOAD POLYNOMIAL
3849 023770 010537 024002      MOV   R5,678    ;LOAD SOFT CHAR FOR BCC
3850 023774 004537 027212      JSR   R5,SIMBCC  ;CALCULATE SOFT BCC
3851 024000 000010      678$: 10          ;SHIFT COUNT
3852 024002 000000      108$: 0          ;CHARACTER
3853 024004 000000      688$: 0          ;OLD BCC
3854 024006 013737 027320 024004      MOV   CALBCC,108  ;LOAD SOFT BCC FOR NEXT SHIFT
3855 024014 104415 000001      DATACLK,1    ;SHIFT DATA IN TO BIT WINDOW
3856 024020 106002      RORB  R2          ;SHIFT SOFT DATA
3857 024022 103005      BCC   658         ;BR IF A SPACE
3858 024024 004737 026316      JSR   PC,GETSI   ;LOOK AT BIT WINDOW
3859 024030 103406      BCS   668         ;BR IF OK (MARK)
3860 024032 104006      HLT   6          ;ERROR, BIT WINDOW WAS A SPACE
3861 024034 000404      BR    668         ;CONTINUE
3862 024035 004737 026316      658$: JSR   PC,GETSI   ;LOOK AT BIT WINDOW
3863 024042 103001      BCC   668         ;BR IF OK (SPACE)
3864 024044 104006      HLT   6          ;ERROR, BIT WINDOW WAS A MARK
3865 024046
3866 024046 005203      668$: INC   R3          ;BUMP BIT COUNTER
3867 024050 022703 000010      CMP   #10,R3    ;DONE FULL 8 BITS YET
3868 024054 001357      BNE   648         ;BR IF NO
3869 024056 005003      CLR   R3          ;CLEAR BIT COUNTER
3870 024060 005300      DEC   R0          ;DEC CHARACTER COUNT
3871 024062 001335      BNE   128         ;BR IF NOT DONE YET
3872
3873
3874
3875 024064 013700 027320      688$: MOV   CALBCC,R0  ;PUT BCC IN R0
3876 024070 104415 000001      DATACLK,1    ;SHIFT HARDWARE BCC
3877 024074 006000      ROR   R0          ;SHIFT SOFT BCC
3878 024076 103005      BCC   698         ;BR IF CARRY CLEAR
3879 024100 004737 026316      JSR   PC,GETSI   ;LOOK AT BIT WINDOW
3880 024104 103406      BCS   708         ;BR IF OK (MARK)
3881 024106 104014      HLT   14         ;ERROR, CRC WRONG (SPACE)
3882 024110 000404      BR    708         ;CONTINUE
3883 024112 004737 026316      698$: JSR   PC,GETSI   ;LOOK AT BIT WINDOW
3884 024116 103001      BCC   708         ;BR IF OK (SPACE)
3885 024120 104014      HLT   14         ;ERROR, CRC WRONG (MARK)
3886 024122
3887 024122 005203      708$: INC   R3          ;BUMP BIT COUNTER
3888 024124 022703 000020      CMP   #20,R3    ;FINISHED BCC YET?
3889 024130 001357      BNE   688         ;BR IF NO
3890 024132 005003      CLR   R3          ;CLEAR BIT COUNTER
3891
3892
3893
3894 024134 005005      328$: CLR   R5          ;CHARACTER LOADED WITH SOM
3895 024136 010502      MOV   R5,R2    ;LOAD R2 WITH CHAR
3896 024140 104415 000001      DATACLK,1    ;CLOCK TRANSMITTER
3897 024144 106002      RORB  R2          ;SHIFT SOFT DATA
3898 024146 103005      BCC   308         ;BR IF SPACE
3899 024150 004737 026316      JSR   PC,GETSI   ;LOOK AT BIT WINDOW
3900 024154 103406      BCS   318         ;BR IF OK (MARK)
3901 024156 104006      HLT   6          ;ERROR, BIT WINDOW WAS A SPACE
3902 024160 000404      BR    318         ;CONTINUE

```

```

3903 024162 004737 026316      30$: JSR PC,GETSI ;LOOK AT BIT WINDOW
3904 024166 103001      BCC 31$ ;BR IF OK (SPACE)
3905 024170 104006      HLT 6   ;ERROR, BIT WINDOW WAS A MARK
3906 024172 005203      INC R3  ;BUMP BIT COUNTER
3907 024174 022703 000010     CMP #10,R3 ;DONE CHARACTER YET?
3908 024200 001357      BNE 32$ ;BR IF NO
3909 024202 005003      CLR R3  ;RESET BIT COUNTER
3910 024204 012700 000004     MOV #4,R0 ;RESET CHARACTER COUNTER
3911 024210 012704 030102     MOV #MESDAT,R4 ;LOAD MESSAGE POINTER
3912 024214 005037 024246     CLR 11$ ;CLR SOFT BCC
3913 024220 112405      MOVB (R4)+,R5 ;LOAD CHAR IN R5
3914 024222 010502      MOV R5,R2 ;LOAD CHAR IN R2
3915
3916
3917
3918 024224 012737 120001 027316     ;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
3919 024232 010537 024244      MOV #CRC16,XPOLY ;LOAD POLYNOMIAL
3920 024236 004537 027212      MOV R5,76$ ;LOAD SOFT CHAR FOR BCC
3921 024242 000010      JSR R5,SIMBCC ;CALCULATE SOFT BCC
3922 024244 000000      10
3923 024246 000000      0
3924 024250 013737 027320 024246     76$: MOV CALBCC,11$ ;LOAD SOFT BCC FOR NEXT SHIFT
3925 024256 104415 000001      DATACLK,1 ;SHIFT DATA IN TO BIT WINDOW
3926 024262 106002      RORB R2 ;SHIFT SOFT DATA
3927 024264 103005      BCC 74$ ;BR IF A SPACE
3928 024266 004737 026316      JSR PC,GETSI ;LOOK AT BIT WINDOW
3929 024272 103406      BCS 75$ ;BR IF OK (MARK)
3930 024274 104006      HLT 6   ;ERROR, BIT WINDOW WAS A SPACE
3931 024276 000404      BR 75$ ;CONTINUE
3932 024300 004737 026316     74$: JSR PC,GETSI ;LOOK AT BIT WINDOW
3933 024304 103001      BCC 75$ ;BR IF OK (SPACE)
3934 024306 104006      HLT 6   ;ERROR, BIT WINDOW WAS A MARK
3935 024310
3936 024310 005203      INC R3  ;BUMP BIT COUNTER
3937 024312 022703 000010     CMP #10,R3 ;DONE FULL 8 BITS YET
3938 024316 001357      BNE 73$ ;BR IF NO
3939 024320 005003      CLR R3  ;CLEAR BIT COUNTER
3940 024322 005300      DEC R0  ;DEC CHARACTER COUNT
3941 024324 001335      BNE 13$ ;BR IF NOT DONE YET
3942
3943
3944
3945 024326 013700 027320      ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
3946 024332 104415 000001      77$: MOV CALBCC,R0 ;PUT BCC IN R0
3947 024336 006000      DATACLK,1 ;SHIFT HARDWARE BCC
3948 024340 103005      ROR R0  ;SHIFT SOFT BCC
3949 024342 004737 026316      BCC 75$ ;BR IF CARRY CLEAR
3950 024346 103406
3951 024350 104014
3952 024352 000404
3953 024354 004737 026316     JSR PC,GETSI ;LOOK AT BIT WINDOW
3954 024360 103001      BCS 75$ ;BR IF OK (MARK)
3955 024362 104014      HLT 14 ;ERROR, CRC WRONG (SPACE)
3956 024364 005203      BR 75$ ;CONTINUE
3957 024364 005203      79$: INC R3  ;LOOK AT BIT WINDOW
3958 024366 022703 000020      CMP #20,R3 ;BR IF OK (MARK)
                                         ;FINISHED BCC YET?

```

```

3959 024372 001357      BNE 77$ ;BR IF NO
3960 024374 005003      CLR R3  ;CLEAR BIT COUNTER
3961
3962
3963
3964 024376 104415 000001      ;CHECK TO SEE IF TRANSMITTER IS MARKING
3965 024402 004737 026316     28$: DATACLK,1 ;CLOCK TRANSMITTER
3966 024406 103401      JSR PC,GETSI ;LOOK AT WINDOW
3967 024410 104024      BCS 38 ;IT SHOULD BE MARKING
3968 024412 005203      HLT 24 ;ERROR, BIT WAS A SPACE
3969 024414 022703 000007     38$: INC R3  ;BUMP BIT COUNTER
3970 024420 001366      CMP #7,R3 ;DONE YET
3971 024422 104415 000010     BNE 28 ;BR IF NO
3972 024426 005003      DATACLK,10 ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
3973 024430 104415 000001     CLR R3  ;CLEAR BIT COUNTER
3974 024434 004737 026316     48$: DATACLK,1 ;SHIFT OUT NEXT BIT
3975 024440 103401      JSR PC,GETSI ;LOOK AT BIT WINDOW
3976 024442 104024      BCS ,4 ;BR IF IT IS A MARK
3977 024444 005203      HLT 24 ;ERROR, TRANSMITTER IS NOT MARKING
3978 024446 022703 000020     INC R3  ;INC BIT COUNT
3979 024452 001366      CMP #20,R3 ;DONE YET?
3980                                BNE 48 ;BR IF NO
3981
3982
3983
3984 024454 104415 000001      ;CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
3985 024460 012703 000004      ;IS RECEIVED CORRECTLY (0,125,252,377)
3986 024464 012702 030102     DATACLK,1 ;GET LAST BIT IN RECEIVER
3987 024470 004737 027156     MOV #4,R3 ;R3=CHARACTER COUNT
3988 024474 104414      MOV #MESDAT,R2 ;LOAD MESSAGE POINTER IN R2
3989 024476 021204      JSR PC,INRDY ;WAIT FOR INRDY
3990 024500 016104 000004     ROMCLK 021204 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3991 024504 112205      MOV 4(R1),R4 ;PUT "FOUND" IN R4
3992 024506 120504      MOVB (R2)+,R5 ;PUT "EXPECTED" IN R5
3993 024510 001401      CMPB R5,R4 ;IS RECEIVED DATA CORRECT?
3994 024512 104010      BEQ 41$ ;BR IF YES
3995 024514 005303      HLT 10 ;RECEIVE DATA ERROR
3996 024515 001364      DEC R3  ;DEC CHARACTER COUNT
3997                                BNE 48 ;BR IF NOT DONE YET
3998
3999
4000
4001 024520 004737 027156      ;CHECK TO SEE THAT IN BCC MATCH IS SET
4002 024524 104414      JSR PC,INRDY ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4003 024526 021204      ROMCLK 021204 ;WAIT FOR INRDY
4004 024530 116137 000004 001252     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4005 024536 042737 177400 001252     021204 ;GET FIRST HALF OF CRC
4006 024544 004737 027156      MOVB 4(R1),TEMP3 ;PUT IN TEMP3
4007 024550 104414      BIC #177400,TEMP3 ;CLEAR HI BYTE
4008 024552 021244      JSR PC,INRDY ;WAIT FOR INRDY
4009 024554 016104 000004     ROMCLK 021244 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4010 024560 042704 000376      MOV 4(R1),R4 ;PUT "FOUND" IN R4
4011 024564 012705 000001      BIC #376,R4 ;CLEAR UNWANTED BITS
4012 024570 120504      MOVB #1,R5 ;PUT "EXPECTED" IN R5
4013 024572 001401      CMPB R5,R4 ;IS IN BCC MATCH SET?
4014 024574 104015      BEQ 50$ ;IN BCC MATCH ERROR
                                         HLT 15

```

DZDME MACYII 30(1046) 11-JUL-77 11:40 PAGE 76
DZDME,P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0095

```

4015 024576      021204          508: ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4016 024576      104414          021204        ;GET LAST HALF
4017 024600      021204          MOVB  4(R1),TEMP2+1 ;PUT IN TEMP2
4018 024602      116137      000004  001251        BIC   #377,TEMP2 ;CLEAR LO BYTE
4019 024610      042737      000377  001250        BIS   TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
4020 024616      053737      001250      CMPB  CALBBC,TEMP3 ;IS IT CORRECT?
4021 024624      023737      027320  001252        BEQ   458 ;BR IF OK
4022 024632      001401          HLT   27
4023 024634      104027          ;CHECK THAT CHARACTER LOADED WITH SOM WAS RECEIVED (000)
4024
4025
4026
4027 024636      004737      027156      458: JSR   PC,INRDY      ;WAIT FOR INRDY
4028 024642      104414          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4029 024644      021204          021204        ;GET RECEIVE DATA
4030 024646      016104      000004      MOVB  4(R1),R4 ;PUT "FOUND" IN R4
4031 024652      005005          CLR   R5           ;PUT "EXPECTED" IN R5
4032 024654      120504          CMPB  R5,R4 ;IS RECEIVED DATA CORRECT?
4033 024656      001401          BEQ   428 ;BR IF YES
4034 024660      104010          HLT   10           ;RECEIVE DATA ERROR
4035
4036
4037
4038
4039 024662      012703      000004      ;CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE
4040 024666      021202      030102      ;WAS RECEIVED CORRECTLY (0,125,252,377)
4041 024672      004737      027156      428: MOV   $4,R3      ;R3=CHARACTER COUNT
4042 024676      104414          021204        MOVB  #MESDAT,R2 ;LOAD MESSAGE POINTER IN R2
4043 024700      021204          ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4044 024702      016104      000004      438: JSR   PC,INRDY      ;WAIT FOR INRDY
4045 024706      112205          021204        MOVB  4(R1),R4 ;PUT "FOUND" IN R4
4046 024710      120504          CMPB  (R2)+,R5 ;PUT "EXPECTED" IN R5
4047 024712      001401          BEQ   446 ;IS RECEIVED DATA CORRECT?
4048 024714      104010          HLT   10           ;BR IF YES
4049 024716      005303          DEC   R3           ;RECEIVE DATA ERROR
4050 024720      001364          BNE   438 ;DEC CHARACTER COUNT
4051
4052
4053
4054
4055 024722      004737      027156      ;CHECK TO SEE THAT IN BCC MATCH IS SET
4056 024726      104414          ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4057 024730      021204          JSR   PC,INRDY      ;WAIT FOR INRDY
4058 024732      116137      000004  001252      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4059 024740      042737      177400  001252      021204        ;GET FIRST HALF OF CRC
4060 024746      004737      027156      MOVB  4(R1),TEMP3 ;PUT IN TEMP3
4061 024752      104414          BIC   #177400,TEMP3 ;CLEAR HI BYTE
4062 024754      021244          JSR   PC,INRDY      ;WAIT FOR INRDY
4063 024756      016104      000004      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4064 024762      042704      000376      021244        MOVB  4(R1),R4 ;PUT "FOUND" IN R4
4065 024766      012705      000001      BIC   #376,R4 ;CLEAR UNWANTED BITS
4066 024772      120504          MOV   $1,R5           ;PUT "EXPECTED" IN R5
4067 024774      001401          CMPB  R5,R4 ;IS IN BCC MATCH SET?
4068 024776      104015          BEQ   518 ;IN BCC MATCH ERROR
4069 025000          HLT   15
4070 025000      104414          518: ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

DZDME MACYII 30(1046) 11-JUL-77 11:40 PAGE 77
DZDME,P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0096

```

4071 025002      021204          021204        ;GET LAST HALF
4072 025004      116137      000004  001251      MOVB  4(R1),TEMP2+1 ;PUT IN TEMP2
4073 025012      042737      000377  001250        BIC   #377,TEMP2 ;CLEAR LO BYTE
4074 025020      053737      001250      BIS   TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
4075 025026      023737      027320  001252        CMPB  CALBBC,TEMP3 ;IS IT CORRECT?
4076 025034      001401          BEQ   58 ;BR IF OK
4077 025036      104027          HLT   27
4078 025040      104400          58: SCOPE       ;SCOPE THIS TEST
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091 025042      012737      000054  001226      ;***** TEST 54 *****
4092 025050      012737      025274  001216      TST54: MOV   $54,TSTNO
4093
4094 025056      104412          021204        ;*EMPTY SILO TEST
4095 025060      012711      004000          MOV   $BIT11,(R1) ;*LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
4096 025064      012702      030102          MOV   #MESDAT,R2 ;*UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
4097 025070      012700      000004          MOV   $4,RO ;*SILo, GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
4098 025074      004737      027464          JSR   PC,SYNLD ;*4 CHARACTER MESSAGE WAS RECEIVED AND THAT RTS IS CLEAR
4099 025100      004737      026502          JSR   PC,OUTRDY
4100 025104      004537      027620          JSR   R5,MESLD ;TEST 54
4101 025110      030102          MESDAT      ;START OF MESSAGE
4102 025112      000004          4             ;CHARACTER COUNT
4103 025114      004737      026350          JSR   PC,OCOR ;WAIT FOR OCOR
4104 025120      104415      000065          DATACLK, 65 ;CLOCK DATA (EMPTY SILO)
4105 025124      004537      027620          JSR   R5,MESLD ;PUT MORE CHARACTERS IN SILO
4106 025130      030102          MESDAT
4107 025132      000004          4
4108 025134      004737      026350          JSR   PC,OCOR
4109 025140      104415      000005          DATACLK, 5 ;CLOCK UNTIL RTS IS CLEARED
4110 025144      104414          RONCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4111 025146      021264          021264        ;GET RTS
4112 025150      032761      000040  000004          BIT   #BITS5,4(R1) ;IS IT CLEAR?
4113 025156      001401          BEQ   58 ;BR IF YES
4114 025160      104034          HLT   34 ;ERROR, RTS NOT CLEAR
4115 025162      104415      000041          58: DATACLK, 41 ;CLOCK XMITTER SOME MORE
4116 025166      004737      027156          JSR   PC,INRDY ;OK LETS CHECK WHAT WAS RECEIVED
4117 025172      104414          RONCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4118 025174      021204          021204        ;GET RECEIVE DATA
4119 025176      016104      000004          MOVB  4(R1),R4 ;PUT IT IN R4
4120 025202      112205          MOVB  (R2)+,R5 ;R5 = "EXPECTED"
4121 025204      120504          CMPB  R5,R4 ;IS DATA CORRECT?
4122 025206      001401          BEQ   28 ;BR IF OK
4123 025210      104010          HLT   10           ;DATA ERROR
4124 025212      005300          DEC   R0           ;DEC CHAR COUNT
4125 025214      001364          BNE   18           ;BR IF NOT DONE YET
4126 025216      004737      027156          38: JSR   PC,INRDY ;WAIT FOR INRDY

```

```

4127 025222 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4128 025224 021204 021204 ;GET RECEIVE DATA
4129 025226 016104 000004 MOV 4(R1),R4 ;PUT IT IN "FOUND"
4130 025232 012705 000377 MOV #377,R5 ;RS = "EXPECTED"
4131 025236 120504 CMPB RS,R4 ;SHOULD SEE 377
4132 025240 001401 BEQ 48 ;BR IF OK
4133 025242 104010 HLT 10 ;ERROR, TRANSMITTER DID NOT ABORT
4134 025244 004737 027156 481 JSR PC,INRDY ;WAIT FOR INRDY
4135 025250 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4136 025252 021204 021204 ;GET RECEIVE DATA
4137 025254 016104 000004 MOV 4(R1),R4 ;PUT IT IN "FOUND"
4138 025260 012705 000377 MOV #377,R5 ;RS = "EXPECTED"
4139 025264 120504 CMPB RS,R4 ;SHOULD SEE 377
4140 025266 001401 BEQ 108 ;BR IF OK
4141 025270 104010 HLT 10 ;ERROR, TRANSMITTER DID NOT ABORT
4142 025272 104400 1081 SCOPE ;SCOPE THIS TEST
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154 025274 012737 000055 001226 TST551 MOV #55,TSTNO ;TEST 55 *****
4155 025302 012737 025412 001216 MOV #TST56,NEXT
4156
4157 025310 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4158 025312 012702 000012 MOV #12,R2 ;MASTER CLEAR DMC11
4159 025316 012711 004000 MOV #BIT11,(R1) ;SAVE R2 FOR TYPEOUT
4160 025322 012761 000020 000004 MOV #BIT4,4(R1) ;SET LINE UNIT LOOP
4161 025330 104414 ROMCLK ;LOAD PORT4
4162 025332 122113 122113 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4163 025334 004737 027464 JSR PC,SYNLD ;SET H/D BIT
4164 025340 004737 026502 JSR PC,OUTRDY ;LOAD 2 SYNCs
4165 025344 004537 027620 JSR RS,MESLD ;WAIT FOR OUTRDY
4166 025350 030102 MESDAT ;LOAD 4 CHAR MESSAGE
4167 025352 000004 ;ADDRESS OF MESSAGE
4168 025354 004737 026350 JSR PC,OCCR ;CHARACTER COUNT
4169 025360 104415 000073 DATACLK, 73 ;WAIT FOR OCCR
4170 025364 104414 ROMCLK ;SEND MESSAGE
4171 025366 021244 021244 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4172 025370 016104 000004 HLT 12 ;READ LU-12
4173 025374 042704 000257 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4174 025400 005005 BIC #257,R4 ;CLEAR UNWANTED BITS
4175 025402 120504 CLR R5 ;RS = "EXPECTED"
4176 025404 001401 CMPB RS,R4 ;IN-ACTIVE AND IN-RDY SHOULD BE CLEAR
4177 025406 104035 BEQ 16 ;BR IF OK
4178 025410 104400 HLT 35 ;ERROR BOTH ARE NOT CLEAR
4179
4180
4181
4182
181 SCOPE ;***** TEST 56 *****
;#DDCMP CABLE DATA TEST

```

```

4183 ;THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
4184 ;#4 SYNCs,16 CHAR,EOM,16 CHAR,EOM,16 CHAR,EOM
4185 ;#THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
4186 ;#THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
4187 ;#RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
4188 ;#LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
4189
4190
4191
4192
4193 025412 012737 000055 001226 TST561 MOV #56,TSTNO ;TEST 56 *****
4194 025420 012737 026000 001216 MOV #TST57,NEXT
4195
4196 025426 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4197 025430 032737 040000 001366 BIT #BIT14,STAT1 ;MASTER CLEAR DMC11
4198 025436 001557 BEQ 38 ;SKIP TEST IF NO
4199 025440 012711 004000 MOV #BIT11,(R1) ;LOOPBACK CONNECTOR ON
4200 025444 004737 027464 JSR PC,SYNLD ;SET LINE UNIT LOOP
4201 025450 004737 027464 JSR PC,SYNLD ;LOAD 2 SYNCs
4202 025454 012737 120001 027316 MOV #CRC16,XPOLY ;LOAD 2 MORE SYNCs
4203 025462 005037 025512 CLR 68 ;LOAD POLYNOMIAL FOR SOFT CRC CALC
4204 025466 012703 000020 MOV #16,,R3 ;CLEAR OLD BCC
4205 025472 012702 030106 781 MOVB (R2)+,58 ;CHARACTER COUNT
4206 025476 112237 025510 MOVB (R2)+,58 ;R2= POINTER
4207 025502 004537 027212 JSR RS,SIMBBC ;LOAD CHAR FOR SOFT BCC CALC.
4208 025506 000010 10 ;CALC SOFT BCC
4209 025510 000000 581 0 ;SHIFT COUNT
4210 025512 000000 681 0 ;CHARACTER
4211 025514 013737 027320 025512 MOVB CALBBC,68 ;OLD BCC
4212 025522 005303 DEC R3 ;LOAD OLD BCC
4213 025524 001364 BNE 78 ;DEC COUNT
4214 025526 004537 027620 JSR RS,MESLD ;BR IF NOT DONE YET
4215 025532 030106 FLTDAT ;LOAD SILO
4216 025534 000020 ;MESSAGE ADDRESS
4217 025536 004737 027574 ;CHARACTER COUNT
4218 025542 004537 027620 JSR PC,EOM ;LOAD AN EOM
4219 025546 030106 JSR RS,MESLD ;LOAD SILO
4220 025550 000020 FLTDAT ;MESSAGE ADDRESS
4221 025552 004737 027574 JSR PC,EOM ;CHARACTER COUNT
4222 025556 004537 027620 JSR RS,MESLD ;LOAD SILO
4223 025562 030106 FLTDAT ;MESSAGE ADDRESS
4224 025564 000020 ;CHARACTER COUNT
4225 025566 004737 027574 JSR PC,EOM ;LOAD AN EOM
4226 025572 004737 026350 JSR PC,OCCR ;WAIT FOR OCCR
4227 025576 005011 CLR (R1) ;CLEAR LINE UNIT LOOP
4228 025600 012700 000003 MOVB #3,R0 ;R0 = MESSAGE COUNT
4229 025604 012703 000020 MOVB #16,,R3 ;R3= CHARACTER COUNT
4230 025610 012702 030106 MOVB #FLTDAT,R2 ;LOAD MESSAGE POINTER IN R2
4231 025614 004737 027156 181 JSR PC,INRDY ;WAIT FOR INRDY
4232 025620 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4233 025622 021204 021204 ;GET DATA FROM IN SILO
4234 025624 016104 000004 MOVB 4(R1),R4 ;PUT CHARACTER IN "FOUND"
4235 025630 112205 MOVB (R2)+,R5 ;PUT "EXPECTED" IN R5
4236 025632 120504 CMPB RS,R4 ;IS RECEIVED DATA CORRECT
4237 025634 001401 BEQ 28 ;BR IF OK
4238 025636 104025 HLT 25 ;DATA ERROR

```

```

4239 025640           288
4240 025640 005303
4241 025642 001364
4242 025644 012703 000020
4243
4244
4245
4246
4247 025650 004737 027156
4248 025654 104414
4249 025656 021204
4250 025660 116137 000004 001252
4251 025666 042737 177400 001252
4252 025674 004737 027156
4253 025700 104414
4254 025702 021244
4255 025703 016104 000004
4256 025710 042704 000376
4257 025714 012705 000001
4258 025720 120504
4259 025722 001401
4260 025724 104015
4261 025726
4262 025726 104414
4263 025730 021204
4264 025732 116137 000004 001251
4265 025740 042737 000377 001250
4266 025746 053737 001250 001252
4267 025754 023737 027320 001252
4268 025762 001401
4269 025764 104027
4270 025766 012702 030106
4271 025772 005300
4272 025774 001307
4273 025776 104400
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284

4285
4286
4287 026000 012737 000057 001226
4288 026006 012737 003364 001216
4289
4290 026014 104412
4291 026016 032737 040000 001366
4292 026024 001533
4293 026026 012711 004000
4294 026032 004737 027464

TST571 NOV #57,TSTNO
          MOV $EOP,NEXT
          ;R1 CONTAINS BASE DMC11 ADDRESS
          ;MASTER CLEAR DMC11
          ;SKIP TEST IF NO
          ;LOOPBACK CONNECTOR ON
          ;SET LINE UNIT LOOP
          ;LOAD 2 SYNCs

      JSR PC,SYNLD
      MOV #CRC16,XPOLY
      CLR 68
      MOV #59,R3
      MOV #MESDAT,R2
      MOVB (R1),TEMP3
      ;PUT IN TEMP3
      BIC #177400,TEMP3
      ;CLEAR HI BYTE
      JSR PC,INRDY
      ;WAIT FOR INRDY
      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      ;GET FIRST HALF OF CRC
      ;PUT IN TEMP3
      BIC #376,R4
      ;CLEAR UNWANTED BITS
      MOV $1,R5
      ;PUT "EXPECTED" IN R5
      CMPB R5,R4
      ;IS IN BCC MATCH SET?
      BEQ 258
      HLT 15
      ;IN BCC MATCH ERROR

      ROMCLK 021204
      MOVB 4(R1),TEMP2+1
      ;PUT IN TEMP2
      BIC #377,TEMP2
      ;CLEAR LO BYTE
      BIS TEMP2,TEMP3
      ;16 BIT BCC NOW IN TEMP3
      CMP CALBCC,TEMP3
      ;IS IT CORRECT?
      BEQ 48
      HLT 27
      MOV #FLTDAT,R2
      ;RESET MESSAGE POINTER
      DEC R0
      ;DECREMENT COUNTER
      BNE 18
      ;BR IF NOT DONE
      SCOPE
      ;SCOPE THIS TEST

***** TEST 57 *****
!*DDCMP CABLE DATA TEST
!*THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
!*4 SYNCs,59 DATA CHARACTERS,EOM WITH GARBAGE CHARACTER
!*THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
!*RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
!*LOOPBACK CONNECTOR MUST BE ON TO RUN THIS TEST
*****
```

```

4295 026036 004737 027464
4296 026042 012737 120001 027316
4297 026050 005037 026100
4298 026054 012703 000073
4299 026060 012702 030102
4300 026064 112237 026076
4301 026070 004537 027212
4302 026074 000010
4303 026076 000000
4304 026100 000000
4305 026102 013737 027320 026100
4306 026110 005303
4307 026112 001364
4308 026114 004537 027620
4309 026120 030102
4310 026122 000073
4311 026124 004737 027574
4312 026130 004737 026350
4313 026134 005011
4314 026136 012700 000073
4315 026142 012702 030102
4316 026146 004737 027156
4317 026152 104414
4318 026154 021204
4319 026156 016104 000004
4320 026162 112205
4321 026164 120504
4322 026166 001401
4323 026170 104025
4324 026172
4325 026172 005300
4326 026174 001364
4327
4328
4329
4330
4331 026176 004737 027156
4332 026202 104414
4333 026204 021204
4334 026206 116137 000004 001252
4335 026214 042737 177400 001252
4336 026222 004737 027156
4337 026226 104414
4338 026230 021244
4339 026232 016104 000004
4340 026236 042704 000376
4341 026242 012705 000001
4342 026246 120504
4343 026250 001401
4344 026252 104015
4345 026254
4346 026254 104414
4347 026256 021204
4348 026260 116137 000004 001251
4349 026266 042737 000377 001250
4350 026274 053737 001250 001252

      JSR PC,INRDY
      ;WAIT FOR INRDY
      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      ;GET FIRST HALF OF CRC
      ;PUT IN TEMP3
      BIC #177400,TEMP3
      ;CLEAR HI BYTE
      JSR PC,INRDY
      ;WAIT FOR INRDY
      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      ;GET LAST HALF
      MOVB 4(R1),TEMP2+1
      ;PUT IN TEMP2
      BIC #377,TEMP2
      ;CLEAR LO BYTE
      BIS TEMP2,TEMP3
      ;16 BIT BCC NOW IN TEMP3

      ROMCLK 021204
      MOVB 4(R1),TEMP3
      ;PUT "FOUND" IN R4
      BIC #376,R4
      ;CLEAR UNWANTED BITS
      MOV $1,R5
      ;PUT "EXPECTED" IN R5
      CMPB R5,R4
      ;IS IN BCC MATCH SET?
      BEQ 258
      HLT 15
      ;IN BCC MATCH ERROR

      ROMCLK 021204
      MOVB 4(R1),TEMP2+1
      ;PUT IN TEMP2
      BIC #377,TEMP2
      ;CLEAR LO BYTE
      BIS TEMP2,TEMP3
      ;16 BIT BCC NOW IN TEMP3
```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 82
DZDME,P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0101

```

4351 026302 023737 027320 001252      CMP    CALBCC,TEMP3 ;IS IT CORRECT?
4352 026310 001401      BEQ    36 ;BR IF OK
4353 026312 104027      HLT    27
4354 026314 104400      36: SCOPE   ;SCOPE THIS TEST
4355               00300
4356               00400
4357               00500 ;SUBROUTINES
4358               00600 ;=====
4359               00700
4360 026316 00800 GETSI:   ;THIS SUBROUTINE READS LU 17, AND PUTS IT INTO NITCH.
4361               00900 ;NITCH IS ROTATED LEFT UNTILL THE SI BIT IS IN CARRY
4362               01000
4363               01100
4364 026316 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4365 026320 021364      021364 ;PORT4_LU 17
4366 026322 017737 153064 026346      MOV    $DMP04,NITCH ;STORE LU 17
4367 026330 106137 026346      01400
4368 026334 106137 026346      01500 ROLB   NITCH
4369 026340 106137 026346      01600 ROLB   NITCH
4370 026344 000207      01700 RTS    PC ;PUT SI IN THE CARRY BIT
4371 026346 000000      01800
4372               01900 NITCH:  0
4373               02000
4374 026350 02200 OCOR:   ;THIS SUBROUTINE SPINS ON OCOR
4375               02300
4376               02400
4377 026350 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4378 026352 021364      021364 ;PORT4_LU 17
4379 026354 032777 000020 153030      BIT    #BIT4,$DMP04 ;IS OCOR SET?
4380 026362 001772      02700 BEQ    OCOR ;BR IF NO
4381 026364 000207      02800 RTS    PC ;OK OCOR IS SET, GO BACK
4382               02900
4383               03000
4384 026366 03200 SYNC:   ;THIS SUBROUTINE LOADS THE SILO WITH THE NUMBER OF SYNC
4385               03300 ;CHARACTERS PASSED TO IT IN THE WORD AFTER THE JSR CALL
4386               03400 ;AND A NON-SYNC CHARACTER (301)
4387               03500
4388               03600
4389 026366 013637 001246      03700 MOV    8(SP)+,TEMP1 ;GET COUNT
4390 026372 062746 000002      03800 ADD    #2,-(SP) ;ADJUST STACK
4391 026376 012761 000026      03900 MOV    $26,4(R1) ;LOAD PORT4
4392 026404 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4393 026406 122114      122114 ;LOAD SYNC REGISTER
4394 026410 004737 026502      04100 JSR    PC,OUTRDY ;WAIT FOR OUTRDY
4395 026414 012761 000001      04200 18:   MOV    #1,4(R1) ;LOAD PORT4
4396 026422 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4397 026424 122111      04500
4398 026426 012761 000026      04600 122111 ;SET SOM
4399 026434 104414      MOV    $26,4(R1) ;LOAD PORT4
4400 026436 122110      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4401 026440 005337 001246      04800 ;LOAD OUT DATA
4402 026444 001361      04900 DEC    TEMP1 ;ALL DONE?
4403 026446 004737 026502      05000 BNE    18 ;BR IF NOT
4404 026452 005061 000004      05100 JSR    PC,OUTRDY ;WAIT FOR OUTRDY
4405 026456 104414      05200 CLR    4(R1) ;LOAD PORT4
4406 026460 122111      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4407               05400 122111 ;SET SOM

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 83
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0102

```

4407 026462 012761 000301 000004 05500 MOV    $301,4(R1) ;LOAD PORT4
4408 026470 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4409 026472 122110      05700
4410 026474 004737 026350      05800 JSR    PC,OCOR ;LOAD OUT DATA
4411 026500 000207      05900 RTS    PC ;WAIT FOR OCOR
4412               06000
4413               06100
4414 026502 06200 OUTRDY: ;THIS SUBROUTINE SPINS ON OUT READY
4415               06300
4416               06400
4417 026502 005037 001256      06500 CLR    TEMP5 ;CLEAR TIMER
4418 026506               06600 18:   ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4419 026506 104414      06700 ;PORT4_LU11
4420 026510 021224      06800 BIT    #BIT4,$DMP04 ;IS OUT RDY SET?
4421 026512 032777 000020 152672      06900 BNE    28 ;BR IF YES
4422 026520 001004      07000 INC    TEMP5 ;INC TIMER
4423 026522 005237 001256      07100 BNE    18 ;KEEP CHECKING IF NOT DONE
4424 026526 001367      07200 MOV    TEMP5 ;ERROR, OUT READY NOT SET
4425 026530 104036      07300 HLT    36
4426 026532 000207      07400 28:   RTS    PC
4427               07500
4428               07600
4429 026534 07700 CHAR1: ;THIS SUBROUTINE LOADS THE SILO WITH 3 SYNCs
4430               07800 ;AND THE CHARACTER PASSED TO IT.
4431               07900
4432               08000
4433 026534 013637 001250      08100 MOV    8(SP)+,TEMP2 ;GET CHARACTER
4434 026540 062746 000002      08200 ADD    #2,-(SP) ;ADJUST STACK
4435 026544 012737 000003 001246      08300 MOV    $3,TEMP1 ;SET FOR 3 SYNCs
4436 026552 012761 000026      08400 MOV    $26,4(R1) ;LOAD PORT4
4437 026560 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4438 026562 122114      08600 ;LOAD SYNC REGISTER
4439 026564 004737 026502      08700 18:   JSR    PC,OUTRDY ;WAIT FOR OUTRDY
4440 026570 012761 000001      08800 MOV    #1,4(R1) ;LOAD PORT4
4441 026576 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4442 026600 122111      09000 ;SET SOM
4443 026602 012761 000026      09100 MOV    $26,4(R1) ;LOAD PORT4
4444 026610 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4445 026612 122110      09300 ;LOAD OUT DATA
4446 026614 005337 001246      09400 DEC    TEMP1 ;ALL DONE?
4447 026620 001361      09500 BNE    18 ;BR IF NOT
4448 026622 004737 026502      09600 JSR    PC,OUTRDY ;WAIT FOR OUTRDY
4449 026626 013761 0001250      09700 MOV    TEMP2,4(R1) ;LOAD PORT4
4450 026634 104414      ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4451 026636 122110      09900 ;LOAD OUT DATA
4452 026640 004737 026350      10000 JSR    PC,OCOR ;WAIT FOR OCOR
4453 026644 000207      10100 RTS    PC
4454               10200
4455               10300
4456 026646 104000 CHARSD1: ;THIS SUBROUTINE LOADS THE SILO WITH THE CHARACTER PASSED TO IT.
4457               10500
4458               10600
4459 026646 013637 001250      10700 MOV    8(SP)+,TEMP2 ;GET CHARACTER
4460 026652 062746 000002      10800 ADD    #2,-(SP) ;ADJUST STACK
4461 026656 004737 026502      10900 JSR    PC,OUTRDY ;WAIT FOR OUTRDY
4462 026662 013761 001250      11000 MOV    TEMP2,4(R1) ;LOAD PORT4

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 84
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0103

```
4463 026670 104414           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4464 026672 122110           11200       122110    ;LOAD OUT DATA
4465 026674 004737 026502   JSR,OUTRDY  ;WAIT FOR OUTRDY
4466 026700 104414           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4467 026702 122110           11500       122110    ;LOAD GARBAGE CHAR
4468 026704 004737 026350   JSR,OCOR     ;WAIT FOR OCOR
4469 026710 000207           RTS         PC
4470
4471
4472 026712               12000       STLOAD:  ;THIS SUBROUTINE FILLS THE OUT SILO
4473                           12100       ; WITH A BINARY COUNT PATTERN
4474                           12200
4475                           12300
4476 026712 012737 000073 001250  MOV #73,TEMP2 ;LOAD COUNT
4477 026720 005737 027152   TST SCHAR   ;FIRST TIME HERE?
4478 026724 100470           12500       BMI 48     ;BR IF BITSTUFF
4479 026726 001032           12600       BNE 23     ;BR IF NO
4480 026730 027373 000002 001250  ADD #2,TEMP2 ;ADD 2 TO CHARACTER COUNT
4481 026736 012737 000003 001246  MOV #3,TEMP1 ;SET FOR 3 SYNCs
4482 026744 012761 000026 000004  MOV #26,4(R1) ;LOAD PORT4
4483 026752 104414           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4484 026754 122114           13200       122114    ;LOAD SYNC REGISTER
4485 026756 004737 026502   JSR,OUTRDY  ;WAIT FOR OUTRDY
4486 026762 012761 000001 000004  MOV #1,4(R1) ;LOAD PORT4
4487 026770 104414           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4488 026772 122111           13600       122111    ;SET S0M
4489 026774 012761 000026 000004  MOV #26,4(R1) ;LOAD PORT4
4490 027002 104414           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4491 027004 122110           13900       122110    ;LOAD OUT DATA
4492 027006 005337 001246   DEC TEMP1   ;ALL DONE?
4493 027012 001361           14000       BNE 18     ;BR IF NOT
4494 027014 004737 026502   JSR,OUTRDY  ;WAIT FOR OUTRDY
4495 027020 013761 027152 000004  MOV SCHAR,4(R1) ;LOAD PORT4
4496 027026 104414           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4497 027030 122110           14500       122110    ;LOAD OUT DATA
4498 027032 005737 027154   TST STUFLG ;BITSTUFF??
4499 027036 001407           14600       BEQ 68     ;BR IF NO
4500 027040 013737 027152 027052  MOV SCHAR,58 ;IT IS SDLD SO CHECK BITSTUFFING
4501 027046 004537 027702   JSR,R5,STFFCL ;ADD ANY BIT STUFF CLOCK TICKS
4502 027052 000000           14800       R5
4503 027054 000010           14900       ;CHARACTER
4504 027056 005237 027152   INC SCHAR   ;NEXT CHARACTER
4505 027062 022737 000400 027152  CMP #400,SCHAR ;ALL DONE?
4506 027070 001403           15200       BEQ 38     ;DECREMENT COUNT
4507 027072 005337 001250   DEC TEMP2   ;DEC TEMP2
4508 027076 001346           15400       BNE 28     ;BR IF NOT DONE
4509 027100 004737 026350   15500       JSR,OCOR   ;WAIT FOR OCOR
4510 027104 000207           15700       RTS PC
4511 027106 005037 027152   CLR SCHAR   ;START PATTERN AT ZERO
4512 027112 012737 177777 027154  MOV #1,STUFLG ;SET BITSTUFF FLAG
4513 027120 005037 030100   CLR BITCON   ;CLEAR STUFF COUNT
4514 027124 062737 000002 001250  ADD #2,TEMP2 ;ADD 2 TO CHARACTER COUNT
4515 027132 012761 000001 000004  MOV #1,4(R1) ;SET BITO IN PORT4
4516 027140 104414           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4517 027142 122111           15900       122111    ;SET S0M
4518 027144 104414           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 85
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0104

```
4519 027146 122110           16700       122110    ;LOAD GARBAGE CHAR
4520 027150 000721           16800       BR 28     ;GO LOAD SILO
4521 027152 000000           16900       SCHAR: 0
4522 027154 000000           17000       STUFLG: 0
4523
4524
4525 027156               17100       ;17200
4526                           17300       INRDY:  ;THIS SUBROUTINE SPINS ON INRDY
4527                           17400       ;IF INRDY FAILS TO SET THE DELAY TIMES OUT AND AN
4528                           17500       ;ERROR IS REPORTED, FOR BETTER SCOPE LOOPS THIS
4529                           17600       ;DELAY CAN BE MADE SHORTER BY ALTERING THE NUMBER
4530                           17700       ;INITIALLY LOADED INTO TEMP1, THE SMALLER THE NUMBER
4531                           17800       ;THE SHORTER THE DELAY, 0 IS THE LONGEST DELAY,
4532                           17900
4533 027156 012737 000000 001246  18000       MOV $0,TEMP1 ;SET UP DELAY COUNTER
4534 027156 104414           18200       18:           ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4535 027164 021244           18400       021244    ;PORT4,_LU12
4536 027166 021244           18500       BIT #BIT4,@DMPO4 ;IS INRDY SET?
4537 027170 032777 000020 152214  18600       BNE 28     ;BR IF YES
4538 027176 001004           18700       INC TEMP1   ;INC DELAY
4539 027200 005237 001246   18800       BNE 18     ;TRY AGAIN
4540 027204 001367           18900       HLT 37     ;ERROR,NO INRDY
4541 027206 104037           19000       28:           RTS PC
4542 027210 000207           19100
4543                           19200
4544
4545 027212               SIMBCC: ;THIS SUBROUTINE CALCULATES THE CRC USING POLYNOMIAL GIVEN
4546                           IN XPOLY, THE CORRECT CRC IS RETURNED IN CALBCC, AND THE
4547                           STATE OF THE LSB OF THE BCC IS RETURNED IN THE C BIT,
4548
4549
4550 027212 010046           19300       MOV R0,-(SP) ;SAVE R0 ON STACK
4551 027214 012537 001246   MOV (R5),TEMP1 ;TEMP1 = SHIFT COUNT
4552 027220 012537 001250   MOV (R5)+,TEMP2 ;TEMP2 = CHARACTER
4553 027224 012537 027320   MOV (R5)+,CALBCC ;CALBCC = OLD BCC
4554 027230 013700 027320   18:           MOV CALBCC,RO ;PUT OLD BCC IN RO
4555 027234 000241           CLC
4556 027236 006037 027320   RDR CALBCC ;SHIFT OLD BCC
4557 027242 006037 001250   RTR TEMP2 ;SHIFT CHARACTER
4558 027246 005500           ADC R0     ;ADD CHAR CARRY TO OLD BCC
4559 027250 006000           FOR R0     ;PUT BITO TO CARRY BIT
4560 027252 103011           BCC 28     ;CARRY IS FEEDBACK BIT
4561 027254 013700 027316   MOV XPOLY,RO ;IF FEEDBACK = 1
4562 027260 043700 027320   BIC CALBCC,RO ;EXCLUSIVLY OR XPOLY TO CALBCC
4563 027264 043737 027316 027320   BIC XPOLY,CALBCC
4564 027272 050037 027320   BIS R0,CALBCC
4565 027276 005337 001246   28:           DEC TEMP1 ;DEC SHIFT COUNT
4566 027272 001352           BNE 18     ;BR IF NOT DONE
4567 027304 013700 027320   MOV CALBCC,RO ;PUT RESULT IN RO
4568 027310 006000           RDR R0     ;SHIFT BITO TO CARRY
4569 027312 012600           MOV (SP)+,R0 ;RESTORE RO
4570 027314 00205            RTS R5     ;RETURN
4571 027316 000000
4572 027320 000000
4573 027320 002000
4574 027320 120001          XPOLY: 0
                                CALBCC: 0
                                LRC8=200
                                CRC16=120001
```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 86
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0105

```

4575      102010          CRC,CCITT=102010
4576
4577
4578  027322          19800  BCCLD: ;THIS SUBROUTINE LOADS THE OUT SILO WITH 2 SYNCs
4579          19900
4580          20000 ;WITH SOM SET, AND ONE CHARACTER PASSED TO IT
4581          20100 ;WITH THE SOM BIT CLEAR (ENABLE CRC)
4582          20200
4583  027322  013637  001250  20300  MOV  @((SP)+,TEMP2    ;GET CHARACTER
4584  027326  062746  00002   20400  ADD  #2,-(SP)     ;ADJUST STACK
4585  027332  012737  00002   001246  20500  MOV  #2,TEMP1    ;SET FOR 2 SYNCs
4586  027340  012761  000026  000004  20600  MOV  #26,4(R1)   ;LOAD PORT4
4587  027346  104414          20700  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4588  027350  122114          20800  JSR  PC,OUTRDY    ;LOAD SYNC REGISTER
4589  027352  004737  026502  20900  18:  MOV  $1,4(R1)    ;WAIT FOR OUTRDY
4590  027356  012761  000001  000004  21000  MOV  #1,4(R1)    ;LOAD PORT4
4591  027364  104414          21200  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4592  027366  122111          21300  MOV  #26,4(R1)   ;SET SOM
4593  027370  012761  000026  000004  21400  MOV  #26,4(R1)   ;LOAD PORT4
4594  027376  104414          21500  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4595  027400  122110          21600  122110          ;LOAD OUT DATA
4596  027402  005337  001246  21700  DEC  TEMP1      ;ALL DONE?
4597  027406  001361          21800  BNE  18         ;BR IF NOT
4598  027410  004737  026502  21900  JSR  PC,OUTRDY    ;WAIT FOR OUTRDY
4599  027414  013761  001250  000004  22000  MOV  TEMP2,4(R1)  ;LOAD PORT4
4600  027422  104414          22100  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4601  027424  122110          22200  JSR  PC,OCOR     ;LOAD OUT DATA
4602  027426  004737  026350  22300  RTS  PC        ;WAIT FOR OCOR
4603  027432  000207          22400
4604          22500
4605          22600
4606  027434          GETQ0: ;THIS SUBROUTINE READS THE STATE OF THE TRANSMIT
4607          ;BCC LSB AND PUTS IT IN THE CARRY BIT
4608
4609
4610  027434  104414          22700  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4611  027436  021364          22800  021364          ;PORT4_LU=17
4612  027440  106177  151746  22900  ROLB  $DMPO4    ;PUT Q0 IN CARRY
4613  027444  000207          23000  RTS  PC        ;RETURN
4614
4615
4616  027446          GETQ1: ;THIS SUBROUTINE READS THE STATE OF THE RECEIVE
4617          ;BCC LSB AND PUTS IT IN THE CARRY BIT
4618
4619
4620  027446  104414          23100  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4621  027450  021364          23200  021364          ;PORT4_LU=17
4622  027452  106177  151734  23300  ROLB  $DMPO4    ;PUT Q0 IN CARRY
4623  027456  106177  151730          ROLB  $DMPO4    ;PUT Q1 IN CARRY
4624  027462  000207          23400  RTS  PC        ;RETURN
4625
4626
4627  027464          23500  SYNLD: ;THIS SUBROUTINE LOADS OUT SILO WITH
4628          ;2 SYNC CHARACTERS WITH SOM SET
4629          23600
4630          23700

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 87
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0106

```

4631  027464  012737  000002  001246  23800  MOV  #2,TEMP1    ;LOAD COUNTER FOR 2 SYNCs
4632  027472  012761  000026  000004  23900  MOV  #26,4(R1)   ;PORT4_26
4633  027500  104414          24000  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4634  027502  122114          24100  122114          ;LOAD SYNC REG
4635  027504  004737  026502  24200  JSR  PC,OUTRDY    ;WAIT FOR OUTRDY
4636  027510  012761  000001  000004  24300  MOV  $1,4(R1)    ;LOAD PORT4
4637  027516  104414          24400  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4638  027520  122111          24500  122111          ;SET SOM
4639  027522  012761  000026  000004  24600  MOV  #26,4(R1)   ;PORT_26
4640  027530  104414          24700  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4641  027532  122110          24800  122110          ;LOAD OUT DATA WITH SYNC
4642  027534  005337  001246  24900  DEC  TEMP1      ;DECREMENT COUNTER
4643  027540  001361          25000  BNE  18         ;BR IF NOT DONE
4644  027542  000207          25100  RTS  PC        ;RETURN
4645
4646          25200
4647  027544          25300  SOM: ;THIS SUBROUTINE LOADS SOM AND OUT DATA WITH A
4648          ;GARBAGE CHARACTER (0)
4649          25400
4650          25500
4651  027544  004737  026502  25600  JSR  PC,OUTRDY    ;WAIT FOR OUTRDY
4652  027550  012761  000001  000004  25700  MOV  $1,4(R1)    ;PORT4_1
4653  027556  104414          25800  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4654  027560  122111          25900  122111          ;SET SOM
4655  027562  005061  000004  26000  CLR  4(R1)      ;CLEAR DATA CHAR
4656  027566  104414          26100  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4657  027570  122110          26200  122110          ;LOAD GARBAGE CHARACTER
4658  027572  000207          26300  RTS  PC        ;RETURN
4659          26400
4660          26500
4661  027574          26600  ED0: ;THIS SUBROUTINE LOADS ED0 AND OUT DATA WITH A
4662          ;GARBAGE CHARACTER (2) TO ENABLE TRANSMISSION OF BCC
4663          26700
4664          26800
4665  027574  004737  026502  26900  JSR  PC,OUTRDY    ;WAIT FOR OUTRDY
4666  027600  012761  000002  000004  27000  MOV  $2,4(R1)    ;PORT4_2
4667  027606  104414          27100  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4668  027610  122111          27200  122111          ;SET ED0
4669  027612  104414          27300  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4670  027614  122110          27400  122110          ;LOAD GARBAGE CHARACTER
4671  027616  000207          27500  RTS  PC        ;RETURN
4672
4673          27600
4674  027620          27700  MESLD: ;THIS SUBROUTINE LOADS SILO WITH MESSAGE
4675          27800 ;THE FIRST ARGUMENT IS THE ADDRESS OF THE MESSAGE
4676          27900 ;THE SECOND ARGUMENT IS THE NUMBER OF CHARACTERS IN THE MESSAGE
4677
4678
4679  027620  010046          28000  MOV  R0,-(SP)    ;SAVE R0
4680  027622  012500          28100  MOV  ($5),R0      ;ROMMESSAGE POINTER
4681  027624  012537  001246  28200  MOV  (R5),TEMP1   ;TEMP1=CHARACTER COUNT
4682  027630  004737  026502  28300  18:  JSR  PC,OUTRDY    ;WAIT FOR OUT RDY
4683  027634  112061  000004  28400  MOVB ($0),4(R1)   ;LOAD PORT4 WITH CHARACTER
4684  027640  104414          28500  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4685  027642  122110          28600  122110          ;LOAD OUT DATA SILO
4686  027644  005337  001246  28700  DEC  TEMP1      ;DEC CHAR COUNT

```

DZDME MACY11 3U(1046) 11-JUL-77 11:40 PAGE 88
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0107

```

4687 027650 001367          28800   BNE    1$      ;BR IF NOT DONE
4689 027652 004737 026350    28900   JSR    PC,OCOR  ;WAIT FOR OCOR
4689 027656 012600          29000   MOV    (SP)+,RO  ;RESTORE RO
4690 027660 000205          29100   RTS    R5       ;RETURN
4691          29200
4692          29300
4693 027662          29400   CLRIO1: ;THIS SUBROUTINE SETS IN CLR AND OUT CLR TO
4694          29500   ;CLEAR THE TRANSMIT AND RECEIVE BCC REGISTERS
4695          29600
4696          29700
4697 027662 012761 000200 000004 29800   MOV    #BIT7,4(R1) ;LOAD PORT4
4698 027670 104414          29900   ROMCLK ;NEXT WORD IS INSTRUCTION, RUMCLK PC=5304
4699 027672 122112          30000   122112 ;SET IN CLR1
4700 027674 104414          30200   ROMCLK ;NEXT WORD IS INSTRUCTION, RUMCLK PC=5304
4701 027676 122111          30300   122111 ;SET OUT CLR1
4702 027700 000207          30400   RTS    PC       ;RETURN
4703          30500
4704          30600
4705 027702          30700   STFFCL1: ;THIS SUBROUTINE ADDS ANY NECESSARY BIT STUFF CLOCK TICKS
4706          30800   ;FIRST ARGUMENT IS CHAR, SECOND ARGUMENT IS SHIFT COUNT.
4707          30900
4709 027702 010046          31000   MOV    R0,-(SP) ;SAVE RO
4710 027704 012500          31100   MOV    (RS)+,RO ;PUT CHAR IN RO
4711 027706 012537 001252    31200   MOV    (RS)+,TEMP3 ;PUT SHIFT COUNT IN TEMP3
4712 027712 106000          31300   18:    RORB   R0       ;LOOK AT NEXT BIT
4713 027714 103403          31400   BCS    2$      ;BR IF A MARK
4714 027716 00537 030100     31500   CLR    BITCON ;IT WAS A SPACE, CLEAR 1'S COUNTER
4715 027722 000412          31600   BR    3$      ;CONTINUE
4716 027724 005237 030100     31700   28:    INC    BITCON ;INC CONSECUTIVE 1'S COUNTER
4717 027730 022737 000005 030100 31800   CMP    #5,BITCON ;IS IT 5 YET?
4718 027736 001004          31900   BNE    3$      ;BR IF NO
4719 027740 00537 030100     32000   CLR    BITCON ;YES! SO START AGAIN
4720 027744 104415 000001     32100   DATACLK, 1 ;GIVE EXTRA TICK TO STUFF ZERO
4721 027750 005337 001252    32200   38:    DEC    TEMP3 ;DEC SHIFT COUNT
4722 027754 001356          32300   BNE    1$      ;BR IF NOT DONE
4723 027756 012600          32400   MOV    (SP)+,RO ;RESTORE RO
4724 027760 000205          32500   RTS    R5       ;RETURN
4725          32600
4726          32700
4727 027762          32800   STFFCK1: ;THIS SUBROUTINE CHECKS TO SEE IF TRANSMITTER
4728          32900   ;IS STUFFING ZEROS WHEN IT SHOULD. FIRST ARGUMENT
4729          33000   ;IS THE CHARACTER, SECOND ARGUMENT IS SHIFT COUNT.
4730          33100
4731          33200
4732 027762 010046          33300   MOV    R0,-(SP) ;SAVE RO
4733 027764 012500          33400   MOV    (RS)+,RO ;PUT CHAR IN RO
4734 027766 012537 001252    33500   MOV    (RS)+,TEMP3 ;PUT SHIFT COUNT IN TEMP3
4735 027772 106000          33600   18:    RORB   R0       ;SHIFT OUT NEXT BIT
4736 027774 103403          33700   BCS    2$      ;BR IF IT IS A MARK
4737 027776 00537 030100     33800   CLR    BITCON ;IT WAS A SPACE, CLEAR 1'S COUNTER
4738 030002 000416          33900   BR    3$      ;CONTINUE
4739 030004 005237 030100     34000   28:    INC    BITCON ;INC CONSECUTIVE 1'S COUNTER
4740 030010 022737 000005 030100 34100   CMP    #5,BITCON ;5 IN A ROW YET?
4741 030016 001010          34200   BNE    3$      ;BR IF NO
4742 030020 00537 030100     34300   CLR    BITCON ;YES, SO START OVER

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 89
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0108

```

4743 030024 104415 000001     34400   DATACLK, 1 ;EXTRA TICK TO STUFF ZERO
4744 030030 004737 026316    34500   JSR    PC,GETSI ;LOOK AT WINDOW
4745 030034 103001          34600   BCC    3$      ;IS IT A ZERO, BR IF YES
4746 030036 104030          34700   HLT    30      ;NO, ERROR ZERO WAS NOT STUFFED
4747 030040 065337 001252    34800   38:    DEC    TEMP3 ;DEC SHIFT COUNT
4748 030044 001352          34900   BNE    1$      ;BR IF NOT DONE
4749 030046 012600          35000   MOV    (SP)+,RO ;RESTORE RO
4750 030050 000205          35100   RTS    R5       ;RETURN
4751          35200
4752          35300
4753 030052          35400   CTSDLY1: ;THIS SUBROUTINE WASTES TIME UNTIL CTS SETS,
4754          35500   ;BUT HOPEFULLY NOT SO LONG THAT THE SILO RUNS OUT
4755          35600
4756          35700
4757 030052 010046          35800   MOV    R0,-(SP) ;SAVE RO
4758 030054 012700 000032    35900   MOV    #32,RO ;LOAD RO WITH COUNT
4759 030060 022777 151120 151116 36000   18:    CMP    #TKCSR,TKCSR ;WASTE TIME
4760 030066 005300          36100   DEC    RO       ;DECREMENT COUNTER
4761 030070 001373          36200   BNE    1$      ;DO IT AGAIN IF NOT = 0
4762 030072 012600          36300   MOV    (SP)+,RO ;RESTORE RO
4763 030074 000207          36400   RTS    PC       ;RETURN
4764          36500
4765          36600
4766 030076 000176          36700   FLAG:  "B<01111110>" ;FLAG CHARACTER
4767 030100 000000          36800   BITCON; 0
4768 030102 000 125 252 36900   MESDAT: .BYTE 0,125,252,377
4769 030105 377
4770 030106 001 002 004 37000   FLTDTA: .BYTE 1,2,4,10,20,40,100,200,376,375,373,367,357,337,277,177
4771 030111 010 020 040
4772 030114 100 200 376
4773 030117 375 373 367
4774 030122 357 337 277
4775 030125 177
4776 030126 100 140 160 37100   STUFDT1: .BYTE 100,140,160,170,3,300,174,176,177,1
4777 030131 170 003 300
4778 030134 174 176 177
4779 030137 001
4780 030140 363 347 317 37200   .BYTE 363,347,317,200,0,377,377,377,200,37
4781 030143 200 000 377
4782 030146 377 377 200
4783 030151 037
4784          37300   EVEN
4785 030152 046377 047111 020105 00300   EM1:  .ASCIZ <377>/LINE UNIT INITIALIZATION TEST/
        030210 046377 047111 020105 00400   EM2:  .ASCIZ <377>/LINE UNIT REGISTER READ/ONLY TEST*
        030253 377 044514 042516 00500   EM3:  .ASCIZ <377>/LINE UNIT REGISTER WRITE/READ TEST*
        030317 377 044514 042516 00600   EM4:  .ASCIZ <377>/LINE UNIT INTERNAL CLOCK FAILURE/
        030361 377 051124 047101 00700   EM5:  .ASCIZ <377>/TRANSMITTER DATA ERROR/
        030411 377 042522 042503 00800   EM6:  .ASCIZ <377>/RECEIVER TEST/
        030430 051377 041505 044505 00900   EM7:  .ASCIZ <377>/RECEIVER DATA ERROR/
        030455 377 047515 042504 01000   EM10: .ASCIZ <377>/MODEM SIGNAL ERROR/
        030501 377 051124 047101 01100   EM11: .ASCIZ <377>/TRANSMITTER CRC ERROR/
        030530 051377 041505 044505 01200   EM12: .ASCIZ <377>/RECEIVER CRC ERROR/
        030554 044777 020116 041502 01300   EM13: .ASCIZ <377>/IN BCC MATCH ERROR (LU REG 12)/
        030614 052377 040522 051516 01400   EM14: .ASCIZ <377>/TRANSMITTER FAILED TO GO TO MARK STATE/
        030664 041777 041101 042514 01500   EM15: .ASCIZ <377>/CABLE DATA TEST/
        030705 377 046106 043501 01600   EM16: .ASCIZ <377>/FLAG ERROR/

```

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 90
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0109

030721 377 051124 047101 01700 EM17: .ASCIZ <377>/TRANSMITTER FAILED TO STUFF A ZERO/
030765 377 053523 052111 01800 EM20: .ASCIZ <377>/SWITCH PAC TEST/
031006 040777 047502 052122 01900 EM21: .ASCIZ <377>/ABORT ERROR/
031023 377 051124 047101 02000 EM22: .ASCIZ <377>/TRANSMITTER ERROR/
031046 044377 046101 020106 02100 EM23: .ASCIZ <377>/HALF DUPLEX TEST/
031070 047777 052125 051040 02200 EM24: .ASCIZ <377>/OUT READY NOT SET/
031113 377 047111 051040 02300 EM25: .ASCIZ <377>/IN READY NOT SET/
02400
031135 377 054105 042520 02500 DH1: .ASCIZ <377>/EXPECTED FOUND/
031156 042777 050130 041505 02600 DH2: .ASCIZ <377>/EXPECTED FOUND LU=REGISTER/
031214 041777 040510 040522 02700 DH3: .ASCIZ <377>/CHARACTER BIT THAT FAILED/
031252 041777 051117 042522 02800 DH4: .ASCIZ <377>/CORRECT CRC BIT THAT FAILED/
031312 042777 050130 041505 02900 DH5: .ASCIZ <377>/EXPECTED FOUND SHIFT/
031344 042777 050130 041505 03000 DH6: .ASCIZ <377>/EXPECTED FOUND CHARACTER SHIFT/
031412 041377 047514 045503 03100 DH7: .ASCIZ <377>/BLOCK END NOT SET/
031435 377 052122 020123 03200 DH10: .ASCIZ <377>/RTS DID NOT CLEAR/
03300 ,EVEN
03400
031460 000002 03500 DT1: 2
031462 003 007 03600 .BYTE 3,7
031464 001272 03700 SAVR5
031466 003 002 03800 .BYTE 3,2
031470 001270 03900 SAVR4
031472 000003 04000 DT2: 3
031474 003 007 04100 .BYTE 3,7
031476 001272 04200 SAVR5
031500 003 010 04300 .BYTE 3,10
031502 001270 04400 SAVR4
031504 003 002 04500 .BYTE 3,2
031506 001264 04600 SAVR2
031510 000002 04700 DT3: 2
031512 003 017 04800 .BYTE 3,17
031514 001272 04900 SAVR5
031516 002 002 05000 .BYTE 2,2
031520 001266 05100 SAVR3
031522 000002 05200 DT4: 2
031524 006 021 05300 .BYTE 6,21
031526 027320 05400 CALBCC
031530 002 002 05500 .BYTE 2,2
031532 001266 05600 SAVR3
031534 000003 05700 DT5: 3
031536 001 011 05800 .BYTE 1,11
031540 001300 05900 ZERO
031542 001 011 06000 .BYTE 1,11
031544 001302 06100 ONE
031546 002 002 06200 .BYTE 2,2
031550 001260 06300 SAVR0
031552 000003 06400 DT6: 3
031554 001 011 06500 .BYTE 1,11
031556 001302 06600 ONE
031560 001 011 06700 .BYTE 1,11
031562 001300 06800 ZERO
031564 002 002 06900 .BYTE 2,2
031566 001260 07000 SAVR0
031570 000004 07100 DT7: 4
031572 001 011 07200 .BYTE 1,11

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 91
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0110)

031574 001300 07300 ZERO
031576 001 011 07400 .BYTE 1,11
031600 001302 07500 ONE
031602 003 007 07600 .BYTE 3,7
031604 001272 07700 SAVR5
031606 002 001 07800 .BYTE 2,1
031610 001266 07900 SAVR3
031612 000004 08000 DT10: 4
031614 001 011 08100 .BYTE 1,11
031616 001302 08200 ONE
031620 001 011 08300 .BYTE 1,11
031622 001300 08400 ZERO
031624 003 007 08500 .BYTE 3,7
031626 001272 08600 SAVR5
031630 002 001 08700 .BYTE 2,1
031632 001266 08800 SAVR3
031634 000002 08900 DT11: 2
031636 003 007 09000 .BYTE 3,7
031640 030076 09100 FLAG
031642 002 002 09200 .BYTE 2,2
031644 001266 09300 SAVR3
031646 000002 09400 DT12: 2
031650 006 004 09500 .BYTE 6,4
031652 027320 09600 CALBCC
031654 006 002 09700 .BYTE 6,2
031656 001252 09800 TEMP3
09900
031660 10000 ,ERRTAB:
031660 000000 10100 0
031662 000000 10200 0
031664 000000 10300 0
031666 030152 10400 EM1
031670 031156 10500 DH2 JHLT 1
031672 031472 10600 DT2
031674 030210 10700 EM2
031676 031156 10800 DH2 JHLT 2
031700 031472 10900 DT2
031702 030253 11000 EM3
031704 031156 11100 DH2 JHLT 3
031706 031472 11200 DT2
031710 030317 11300 EM4
031712 000000 11400 0 JHLT 4
031714 000000 11500 0
031716 030361 11600 EM5
031720 031156 11700 DH2 JHLT 5
031722 031472 11800 DT2
031724 030361 11900 EM5
031726 031214 12000 DH3 JHLT 6
031730 031510 12100 DT3
031732 030411 12200 EM6
031734 031135 12300 DH1 JHLT 7
031736 031460 12400 DT1
031740 030430 12500 EM7
031742 031135 12600 DH1 JHLT 10
031744 031460 12700 DT1
031746 030455 12800 EM10

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 92
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0111

031750 031135	12900	DH1	;HLT	11
031752 031460	13000	DT1		
031754 030501	13100	EM11		
031756 031312	13200	DH5	;HLT	12
031760 031534	13300	DT5		
031762 030530	13400	EM12		
031764 031312	13500	DH5	;HLT	13
031766 031534	13600	DT5		
031770 030501	13700	EM11		
031772 031252	13800	DH4	;HLT	14
031774 031522	13900	DT4		
031776 030554	14000	EM13		
032000 000000	14100	0	;HLT	15
032002 000000	14200	0		
032004 030501	14300	EM11		
032006 031312	14400	DH5	;HLT	16
032010 031552	14500	DT6		
032012 030530	14600	EM12		
032014 031312	14700	DH5	;HLT	17
032016 031552	14800	DT6		
032020 030501	14900	EM11		
032022 031344	15000	DH6	;HLT	20
032024 031570	15100	DT7		
032026 030501	15200	EM11		
032030 031344	15300	DH6	;HLT	21
032032 031612	15400	DT10		
032034 030530	15500	EM12		
032036 031344	15600	DH6	;HLT	22
032040 031570	15700	DT7		
032042 030530	15800	EM12		
032044 031344	15900	DH6	;HLT	23
032046 031612	16000	DT10		
032050 030614	16100	EM14		
032052 000000	16200	0	;HLT	24
032054 000000	16300	0		
032056 030664	16400	EM15		
032060 031135	16500	DH1	;HLT	25
032062 031460	16600	DT1		
032064 030705	16700	EM16		
032066 031214	16800	DH3	;HLT	26
032070 031634	16900	DT11		
032072 030530	17000	EM12		
032074 031135	17100	DH1	;HLT	27
032076 031646	17200	DT12		
032100 030721	17300	EM17		
032102 000000	17400	0	;HLT	30
032104 000000	17500	0		
032106 030765	17600	EM20		
032110 031135	17700	DH1	;HLT	31
032112 031460	17800	DT1		
032114 031006	17900	EM21		
032116 031412	18000	DH7	;HLT	32
032120 000000	18100	0		
032122 031006	18200	EM21		
032124 031214	18300	DH3	;HLT	33
032126 031510	18400	DT3		

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 93
DZDME,P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0112

032130 031023	18500	EM22		
032132 031435	18600	DH10	;HLT	34
032134 000000	18700	0		
032136 031046	18800	EM23		
032140 031156	18900	DH2	;HLT	35
032142 031472	19000	DT2		
032144 031070	19100	EM24		
032146 000000	19200	0	;HLT	36
032150 000000	19300	0		
032152 031113	19400	EM25		
032154 000000	19500	0	;HLT	37
032156 000000	19600	0		
032160 030411	19700	EM6		
032162 031156	19800	DH2	;HLT	40
032164 031472	19900	DT2		
032166 030361	20000	EM5		
032170 031312	20100	DH5	;HLT	41
032172 031534	20200	DT5		
032174 030554	20300	EM13		
032176 031135	20400	DH1	;HLT	42
032200 031460	20500	DT1		
	20600			
	20700			
032202 000001	20800	CORMAX:		
	21300	,END		

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 97
DZDME,P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0115

DMS101 001512 285*
DMS102 001522 290*
DMS103 001532 295*
DMS104 001542 300*
DMS105 001552 305*
DMS106 001562 310*
DMS107 001572 315*
DMS110 001602 320*
DMS111 001612 325*
DMS112 001622 330*
DMS113 001632 335*
DMS114 001642 340*
DMS115 001652 345*
DMS116 001662 350*
DMS117 001672 355*
DMS200 001504 281*
DMS201 001514 286*
DMS202 001524 291*
DMS203 001534 296*
DMS204 001544 301*
DMS205 001554 306*
DMS206 001564 311*
DMS207 001574 316*
DMS210 001604 321*
DMS211 001614 326*
DMS212 001624 331*
DMS213 001634 336*
DMS214 001644 341*
DMS215 001654 346*
DMS216 001664 351*
DMS217 001674 356*
DMS300 001506 282*
DMS301 001516 287*
DMS302 001526 292*
DMS303 001536 297*
DMS304 001546 302*
DMS305 001556 307*
DMS306 001566 312*
DMS307 001576 317*
DMS310 001606 322*
DMS311 001616 327*
DMS312 001626 332*
DMS313 001636 337*
DMS314 001646 342*
DMS315 001656 347*
DMS316 001666 352*

DMS317 001676 357*
DMTLVL 001402 261* 1320* 1321*
DMTVEC 001400 260* 1318* 1319* 1320

DM-END 001700 359* 1372
DM-NAP 001500 195 278* 483 536 546 662 1290 1292 1370 1375 1605
DONE 003734 784 786* 806* 1216*
DT1 031460 4785*
DT10 031612 4785*
DT11 031633 4785*
DT12 031646 4785*

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 98
DZDME,P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0116

DT2 031472 4785*
DT3 031510 4785*
DT4 031522 4785*
DT5 031534 4785*
DT6 031552 4785*
DT7 031570 4785*
EM1 030152 4785*
EM10 030455 4785*
EM11 030501 4785*
EM12 030530 4785*
EM13 030554 4785*
EM14 030614 4785*
EM15 030664 4785*
EM16 030705 4785*
EM17 030721 4785*
EM2 030210 4785*
EM20 030765 4785*
EM21 031006 4785*
EM22 031023 4785*
EM23 031046 4785*
EM24 031070 4785*
EM25 031113 4785*
EM3 030253 4785*
EM4 030317 4785*
EM5 030361 4785*
EM6 030411 4785*
EM7 030430 4785*
EDM 027574 3425 3521 3586 3590 3833 3838 4217 4221 4225 4311 4661*
ERCT00 001704 366*
ERCT01 001710 369*
ERCT02 001714 372*
ERCT03 001720 375*
ERCT04 001724 378*
ERCT05 001730 381*
ERCT06 001734 384*
ERCT07 001740 387*
ERCT10 001744 390*
ERCT11 001750 393*
ERCT12 001754 396*
ERCT13 001760 399*
ERCT14 001764 402*
ERCT15 001770 405*
ERCT16 001774 408*
ERCT17 002000 411*
ERR 002700 592 618* 622
ERRCNT 001232 163* 747 774 1087* 1305*
ERRFLG 001325 202* 481* 733* 795* 1037* 1050 1064* 1123*
ERRMSG 005172 1047* 1065 1068*
ERRPC 002770 624 640*
ERTAB0 005322 1062 1097*
EXIT # 000205 96*
EXITER 005252 1082 1087*
FLAG 030076 4766* 4785
FLOAT 002536 585* 591
FLTDAT 030106 4205 4215 4219 4223 4230 4270 4770*

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 99
DZDME,P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS PAGE: 0117

GETGI 027446 3026 3030 3101 3105 3176 3180 3251 3255 3372 3376 4616*
GETOO 027434 2997 3001 3072 3076 3147 3151 3222 3226 3306 3310 4606*
GFTSI 026316 2205 2209 2256 2260 2307 2311 2358 2362 2417 2421 3445 3449 3466
INBUF 007502 3470 3482 3491 3510 3614 3631 3635 3661 3665 3686 3698 3707
INCHAR 010020 3858 3862 3879 3883 3899 3903 3928 3932 3949 3953 3965 3974 4360*
4744
HALTS 005222 1033 1079*
HILIM 004366 876# 903 921*
ICOUNT 001222 159# 793 798*
INBUF 007502 846 982 1202*
INCHAR 010020 1231 1259*
INIFLG 001324 201# 507 527 534*
INRDY 027156 2768 2812 2849 2857 2865 3524 3537 3542 3720 3734 3739 3763 3777
3782 3987 4001 4006 4027 4041 4055 4060 4116 4126 4134 4231 4247
4252 4316 4331 4336 4525*
INSTER# 104404 223# 897
INSTR # 104403 221# 1329 1381 1394 1403 1482 1491
INSTR2 004166 853 865#
INTTY 012266 1414 1431 1441 1454 1470 1655*
KMCN 007330 637 1187*
LIMITS 004314 892 903*
LINE 007016 1187# 1483
LOBITS 004372 878# 907 923# 924
LOCK 001220 158# 797# 814 816 1056 1779# 1795# 1821# 1837# 1863# 1886# 1921# 1941*
2978# 3010# 3053# 3085# 3128# 3160# 3203# 3235#
LOKFLG 001326 203#
LOLIM 004364 875# 905 920#
LPCNT 001224 160# 792# 793 796*
LRC8 # 000200 4573#
LSTER 001234 164# 490# 732# 1034 1036# 1124#
LUTYPE# ***** U 1 4545
MASKY 001244 172#
MASTEK 006142 1058 1187#
MCRLF 005672 831 954 1054 1055 1063 1187# 1328 1390
MCSRX 006072 737 1187#
MDATA 007544 984 994 1204#
MEMLIM 001304 188# 700#
MEPASS 005733 736 1187#
MERRPC 006217 1061 1187#
MERRX 006117 743 1187#
MERB2 005760 1187# 1590
MERP3 006005 673 1187#
MESDAT 030102 2949 3417 3423 3514 3519 3578 3584 3588 3644 3719 3762 3825 3831
3836 3911 3986 4040 4096 4101 4106 4166 4299 4309 4315 4768#
MESLD 027620 2948 3422 3518 3583 3587 3830 3835 4100 4105 4165 4214 4218 4222
4308 4674#

MILK 001322 196# 484# 745 1288# 1293# 1297
MLOCK 006043 714 1187#
MNEW 006144 668 1187#
MODU 006704 1187# 1453
MPASSX 006106 741 1187#
MPFAIL 005675 1121 1187#
MQM 005666 861 1187# 1352 1427 1437 1447 1462 1476
MR 005755 723 1187# 1346
MRESET# 004000 96#
MSTCLR# 104412 235# 1126 1725 1749 1781 1823 1865 1923 1974 1996 2018 2052 2085 PAGE: 0118)

DZDME MACY11 30(1046) 11-JUL-77 11:40 PAGE 100
DZDME,P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS)

2129 2187 2239 2289 2340 2392 2450 2478 2506 2534 2563 2611 2648
2685 2722 2759 2800 2844 2888 2935 2980 3055 3130 3205 3278 3344
3412 3512 3573 3920 4094 4157 4196 4290

MTITLE 001000 136# 511
MTSTN 006130 1059 1187# 1330
MTSTRC 006031 1187#
MVECX 006100 739 1187#
NEXT 001216 157# 799 1092 1676# 1700# 1723# 1747# 1778# 1820# 1862# 1920# 1972# 1994#
2016# 2050# 2083# 2127# 2185# 2236# 2287# 2338# 2390# 2448# 2476# 2504# 2532#
2561# 2609# 2646# 2683# 2720# 2757# 2798# 2842# 2886# 2933# 2977# 3052# 3127#
3202# 3276# 3342# 3410# 3510# 3571# 3818# 4092# 4155# 4194# 4288#
NITCH 026346 4366# 4367# 4368# 4369# 4371#
NOACT 007154 523 1187# 1282
NODEV 002674 577 616#
NUM 006450 1187# 1382
OCOR 026350 2092 2136 2198 2249 2300 2351 2410 3297 3363 3426 3522 3591 3839
4103 4108 4168 4226 4312 4374# 4380 4410 4452 4468 4509 4602 4688
OK 002646 603 610# 639
ONE 001302 187# 4785
OUTRDY 026502 2189 2194 2240 2245 2291 2296 2342 2347 2397 2401 2406 2429 3421
3517 3582 3829 4099 4164 4394 4403 4414# 4439 4448 4461 4465 4485
4494 4589 4598 4635 4651 4665 4682
PACTO0 001702 365#
PACTO1 001706 368#
PACTO2 001712 371#
PACTO3 001716 374#
PACTO4 001722 377#
PACTO5 001726 380#
PACTO6 001732 383#
PACTO7 001736 386#
PACTO10 001742 389#
PACTO11 001746 392#
PACTO12 001752 395#
PACTO13 001756 398#
PACTO14 001762 401#
PACTO15 001766 404#
PACTO16 001772 407#
PACTO17 001776 410#
PARAH # 104405 225# 1331 1383 1396 1405 1484 1493
PARAM1 004234 881# 898
PARBIT# 040000 96#
PARERR 004310 884 886 888 897# 904 906 908
PASCNT 001230 162# 734# 735 746 771 1304#
PERFOR# 004537 96#
PFTAB 005430 1122 1128#
POPRO # 012600 72# 1086
.POP1SP# 005726 70#
.POP2SP# 022626 74# 801
PRIO 006547 1187# 1413
PS # 177776 63# 476# 711# 1617# 1627#
PUSHRO# 010046 71# 1083
PUSH1S# 005746 69#
PUSH2S# 024646 73#
QV_FLG 001327 204# 482# 750# 790
RESREG 005220 1075 1078#
RESTAR 005350 110# 1114#

TST2	012374	1676	1699*
TST20	014524	2185	2235*
TST21	014706	2236	2286*
TST22	015070	2287	2337*
TST23	015252	2338	2389*
TST24	015460	2390	2447*
TST25	015546	2448	2475*
TST26	015636	2476	2503*
TST27	015724	2504	2531*
TST3	012442	1700	1722*
TST30	016014	2532	2560*
TST31	016166	2561	2608*
TST32	016302	2609	2645*
TST33	016420	2646	2682*
TST34	016536	2683	2719*
TST35	016654	2720	2756*
TST36	017004	2757	2797*
TST37	017144	2798	2841*
TST4	012514	1723	1746*
TST40	017304	2842	2885*
TST41	017466	2886	2932*
TST42	017632	2933	2976*
TST43	020146	2977	3051*
TST44	020462	3052	3126*
TST45	020776	3127	3201*
TST46	021312	3202	3275*
TST47	021550	3276	3341*
TST5	012616	1747	1777*
TST50	022006	3342	3409*
TST51	022340	3410	3509*
TST52	022542	3510	3570*
TST53	023642	3571	3817*
TST54	025042	3818	4091*
TST55	025274	4092	4154*
TST56	025412	4155	4193*
TST57	026000	4194	4287* 4355
TST6	012756	1778	1819*
TST60	* ***** U	4288	
TST7	013116	1820	1861*
TTST	003612	715*	716* 718* 719* 782*
TWOSYN	010000	96*	
TYPDAT	005206	1053	1071 1074*
TYPE	= 104402	219*	511 523 535 620 625 633 636 668 673 714 723 736
		737	739 741 743 831 844 861 954 994 1054 1055 1058 1059
		1061	1063 1067 1072 1121 1227 1230 1282 1328 1346 1352 1390 1412
		1426	1429 1436 1439 1446 1452 1461 1468 1475 1590
TYPMMSG	005106	1051	1054*
VEC	006526	1187*	1404
VECMAP	012010	1589	1601*
WHICH	012002	1392	1597*
WRDCNT	004710	962*	995* 1003*
WRKO,F	005174	1066	1069*
XBX	005000	1028	1030 1032*
XCSR	003546	738	763*
XERP	003570	744	772*
XHEAD	006224	535	1187*

DZDNE	MACY11 30(1046)	11-JUL-77	11:40	PAGE 104		PAGE: 0122
DZDNE,P11	12-MAY-77	14:18	CROSS REFERENCE TABLE -- USER SYMBOLS			
XLOC	003022	593*	611*	614	645	658*
XPASS	003562	742	769*			
XPOLY	027316	2984*	3013*	3059*	3088*	3134*
		3848*	3918*	4202*	4296*	4561 4563 4571*
XSTATO	007454	544	1187*			
XTSTN	005330	1060	1100*			
XVEC	003554	740	766*			
ZERO	001300	186*	4785			
SCGD	= ***** U	1				
SCRAP	= 177777	1*	1665*	1668 1671*	1689*	1692 1695*
		1767*	1770 1773*	1809*	1812 1815*	1851* 1854 1857*
		1964	1967* 1983*	1986	1989*	2005*
		2078*	2115* 2118	2122*	2172*	2175 2180*
		2325*	2328 2333*	2376*	2379 2385*	2437*
		2496	2499* 2521*	2524	2527*	2549* 2552 2556*
		2641*	2672*	2675	2678*	2709* 2712
		2829*	2832	2837*	2874*	2881* 2922*
		3043	3047*	3115*	3118	3122* 3190*
		3337*	3397*	3400	3405*	3498* 3501 3505*
		4079*	4082	4087*	4144*	4147 4150*
SENDAD	003522	123	509	755*	1079	1179*
SN	= 000057	1*	1665	1671	1673	1678*
		1726*	1736	1742	1744	1750*
		1817	1823	1824*	1851	1857*
		1961	1967	1969	1974*	1975*
		2018	2019*	2038	2045	2053*
		2122	2124	2130*	2172	2180 2182
		2239*	2274	2282	2284*	2290*
		2387	2392	2393*	2437	2443*
		2493	2499	2501	2507*	2521 2527
		2563	2564*	2598	2604	2611 2612*
		2678	2680	2686*	2709	2715 2717
		2760*	2785	2793	2800	2801*
		2883	2888	2889*	2922	2928 2935
		3040	3047	3049	3055	3115*
		3205	3206*	3265	3271	3278 3279*
		3405	3407	3412	3413*	3498 3505
		3574*	3801	3813	3815	3820 3821*
		4152	4157	4158*	4179	4189 4191 4196
		4355*				4197* 4274 4283
SS	= 000061	1*	1676	1678*	1700	1702*
		1862	1866*	1920	1924*	1972 1975*
		2086*	2127	2130*	2185	2188*
		2448	2451*	2476	2479*	2504*
		2649*	2683	2686*	2720	2723*
		2933	2936*	2977	2981*	3052 3056*
		3345*	3410	3413*	3510	3513*
		4194	4197*	4288	4291*	3571 3574*
		4355*				3818 3821*
SY	= 000017	1*	207*	215	217*	219*
		237*	239*	241*	243*	245*
		272*	277*	280*	281*	282*
		292*	294*	295*	297*	300*
		309*	310*	311*	312*	314*
		325*	326*	327*	329*	330*
		341*	342*	344*	345*	346*

DZDME MACYII 30(1046) 11-JUL-77 11:40 PAGE 108
DZDME.P11 12-MAY-77 14:18

PAGE: 0125

CROSS REFERENCE TABLE -- MACRO NAMES

2813	2850	2858	2866	2895	2898	2907	2910	2942	2946	2953	3287	3291	3295	3325	
3353	3357	3361	3391	3525	3538	3543	3552	3721	3735	3740	3749	3764	3778	3793	
3792	3988	4002	4007	4016	4028	4042	4056	4061	4070	4110	4117	4127	4135	4161	
4170	4232	4248	4253	4262	4317	4332	4337	4346	4354	4377	4392	4396	4399	4405	
4408	4419	4437	4441	4444	4450	4463	4466	4483	4487	4490	4496	4516	4518	4535	
4587	4591	4594	4600	4610	4620	4633	4637	4640	4653	4656	4667	4669	4684	4698	
4700															
\$RCRC	1#	3498													
\$REC	1#	2549	2598	2635	2672	2709									
\$SCOPE	1#	775													
\$SIHBC	1#	4545													
\$SINAC	1#														
\$SOFTC	1#	1207													
\$STUFF	1#														
\$SWPAC	1#	1961	1983												
\$TCHAR	1#	3416	3513	3577	3824										
\$TCRC	1#	3397	3555	3801											
\$TRANW	1#	3435	3600	3651	3848	3918									
\$TRAN1	1#	2038	2071	2115											
\$TRPDE	1#	215	217	219	221	223	225	227	229	231	233	235	237	239	241
243															
\$TSTN	1#	1673	1697	1720	1744	1775	1817	1859	1917	1969	1991	2013	2047	2080	2124
2182	2233	2284	2335	2387	2445	2473	2501	2529	2558	2606	2643	2680	2717	2754	
2795	2839	2883	2930	2974	3049	3124	3199	3273	3339	3407	3507	3568	3815	4089	
4152	4191	4285													
\$VARIA	1#	134													
\$WINDO	1#	2172	2223	2274	2325										
\$XZ	1#	1865	1671	1689	1695	1712	1718	1736	1742	1767	1773	1809	1815	1851	1857
1909	1915	1961	1967	1983	1989	2005	2011	2038	2045	2071	2078	2115	2122	2172	
2180	2223	2231	2274	2282	2325	2333	2376	2385	2437	2443	2465	2471	2493	2499	
2521	2527	2549	2556	2598	2604	2635	2641	2672	2678	2709	2715	2746	2752	2785	
2793	2829	2837	2874	2881	2922	2928	2965	2972	3049	3047	3115	3122	3190	3197	
3265	3271	3331	3337	3397	3405	3498	3505	3555	3566	3801	3813	4079	4087	4144	
4150	4179	4189	4274	4283											
\$ZEROS	1#														

, ABS. 032202 000

ERRORS DETECTED: 0

DZDME,DZDME/SOL/CRF_IPLUTL,DZDME
RUN-TIME: 16 22 1 SECONDS
RUN-TIME RATIO: 779/39=19.5
CORE USED: 31K (61 PAGES)