PDP-K Technical Memorandum # 4

Title:	An Instruction Set for the 18-bit PDP-K
Author(s):	Ad van de Goor
Index Keys:	Instruction Set Op Code Data Types
Distribution Reys:	
Revision:	None
Obsolete:	Ncne
Date:	February 20, 1970

1.0 Durchartion

An instruction set for an 18-bit computer¹ is proposed. It combines the best features of the FDP-11's architecture and the PDP-10's instruction set

For soveral reasons, an 18-bit computer was considered superior; it solves both the op code and address space problems of a 16-bit computer. In addition, it is a better data base in two important area's. Pulse Height Analysis (PHA) programs have proven the need for 18 bits. Also, the 36-bit floating-point representation has much wider acceptance, due to its superiority of 32-bit formats.

li.e., a computer with a word length of 18 bits.

2.0 Inscruction Format and Terminology

The instruction format of most binary (two address) instructions is shown below. It resembles that of the PDP-11 and has three fields Instruction



Field Description

OC:

- Operation Code Specifies the binary instruction.
- S: Source Specifies the Effective Address (EA) of the source.
- D: Destination Specifies the Effective Address (EA) of the destination.

The formats of the S and D fields are identical and shown below.



Field De

R:

.

M :

Description

Register Denotes 1 out of 8 general registers.

Mode

Specifies the addressing mode in a similar way to those for the PDP-11.1

1See PDP-11 Handbook.



The address as computed from the R and M fields is called the Effective Address "EA". When M=0, this is from 0 to 7. The location of the memory cell² actually addressed is called the Effective Location "EL". For most binary instructions, EL=EA, i.e., the effective location = the effective address.

In some instructions, the S or D field denotes an integer number; for example, to specify the number of shifts in a shift instruction. The format is as follows:



1"@" is used as the "indirect" symbol. 2A register is also considered "memory".

Fi 1d	Description
R:	Register Denotes 1 out of 8 general registers.
MS:	Modes, Short Specifies the addressing mode. They are identical to the first 4 modes of the M field:
	0: R ; EPl is R
	1: @R ; EP is (R) ²
	2: $\Im(R)$ + ; EP is $\Im(R)$, autoincrement
	3: $QA(R)$; EP is $(R)+A$
FR:	Free Bit

The Effective Position "EP" can be interpreted as the number representing the EA when M would be restricted to the first 4 combinations. The table below shows

Bit not used to determine EP.

Values of EP

MS	Signed Integer	Unsigned	Integer	
0: R	-4 to 0; 0 to +3	0 to	+7	
1: @R	-217 to 0; 0 to 217-1	0 to	218	
2: @(R)+	-2^{17} to 0; 0 to $2^{17}-1$	0 to	2 ¹⁸	
2: @A(R)	-2^{17} to 0; 0 to $2^{17}-1$	0 to	218	

1"EP" = Effective Position

the values EP can have:

 $2^{n}(R)^{n} = Contents of R$

3.0 Compatibility

Introducing a different word length will cause some compatibility problems.

3.1 Peripheral Compatibility

A separate memorandum will be devoted to this problem. The incompatibility can be reduced by having the same bus structure for the PDP-K as the PDP-11. This is being considered.

3.2 Program Compatibility

Two aspects have to be considered.

3.2.1 Word Length Compatibility

This can be done by hardware by having a 16- and an 18-bit mode; by software through a conversion program similar to that for converting PDP-8 to PDP-9/15 programs leaving certain portions to be recoded "by hand" 'e.g., shift and rotate instructions).

3.2.2 Instruction Set Compatibility

This can be accomplished through microprogramming. Because of the PDP-K's 18-bit word length, microprogramming becomes very attractive because the PDP-10 can be emulated. 4.0 Proposed PDP-K Instruction Sct

The proposed instruction set is shown in Appendix A. Only the major instructions are shown. These are the essential ones or those requiring lots of op code space. It is assured that the reader has some knowledge of the PDP-11 instruction set.

The instructions operate on 5 data types.

4.1 <u>Bit</u>, "F"1

A bit is a Boolean quantity which is true "T" or false 'F".

4.2 Byte, "Y"

A byte is a character

4.3 Word, "W"

A word is:

- L. A Boolean Array with 18 elements
- 2. A signed integer (2's complement)
- 3. An unsigned integer
- 4.4 Double Word, "D"

A double word is a single precision, floating-point number.

4.5 Quadruple Word, "Q"

A quadruple word is a double-precision, floating-point number.

Denotes abbreviation for the particular data type.

Bytes are handled in a way similar to the PDP-10, as described in Appendix B. Few instructions operate on byte because bytes are considered a data format for characters only.

Most instructions operate on words as the word is considered the data format for program control and integer numbers. It is felt that higher level languages (FORTRAN, ALGOL, etc.) use integers mostly for subscripting and program control and, therefore, a single 18-bit integer is considered sufficient.

The condition code "CC" is handled in a way as described in Appendix C.

5.0 Description of Instructions

Appendix D describes the instruction formats and the interpretation of the fields of the format.

The data type of the instruction will be indicated by a letter following the mnemonic of the instruction. The letters are, as defined before: B = bit, Y = byte, W = word or no letter (default), D = double word and Q = quadruple word. Hence, MOV can be designated by MOVY, MOVW or MOV, MOVD and MOVQ.

The operation of the individual instructions is given below.

MNEM	Operation	• Name	Format
MOM	(S)+D ((S)<0) ² +C1 ((S)=0)+C2 ((S)>0)+C3	Move	#SD1
COM	<pre>(D) - (S) (r <0) 3 + C1 (r=0) + C2 (r>0) + C3 (Carry=0) + C (Overflow=1) + V</pre>	Compare	#SD
COHL	$(D) - (S), (S+n)^4 - (D)$ ((D) < (S)) + C1 $(((D) \ge (S)) \& ((S+n))$ ((D) > (S+n)) + C3	with Lim	
	(D)+(S)→D (r<0)+C1 (r=0)+C2 (r>0)+C3 (Carry=1)+C (Overflow=1)+Y	Add	a ≢SD
· 499.	action format see Ag		
	Cl" means: if (S) \triangleleft	0 then 1+C1, else	0+C1.
"r"* resul	It of operation.	ال المراجع الم المراجع المراجع ا	

4"S+n"= next data location from the source.

MNEM	Operation	Name	Format
SUB	(D) - (S) + D For CClsee COM	Subtract	#SD
MUL	$(D) * (S) \rightarrow D, D+1$ (r <0) $\rightarrow C1$	Multiply	#SD
	(r=0) + C2 (r>0) + C3 (r >217) 2+V		
DIV	(D), (D+1)/(S)+D, D+1 (q < 0) 3 $< C1$	Divide	₿SD
	(q=0) + C2 (q>0) + C3 $(q \ge 217) + V$		
IMUL	(D) * (S) +D	Integer Multiply	\$SD
	For CC see MUL		
IDIV	(B)/(S)+D, Pt/	In teg er Divide	#SD
	For CC see DIV		
EXCH	(S)+temp., (D)+S, (temp.)+D	Exchange	∯SD∕
	((£) <0)+C1 ((\$)=0)+C2 ((\$)>0)+C3		
COML	(D) & (S) , ((D) & (S)) @ (S)+CC	Compa re Logical	#SD
	$((D) \in (S) = 0)$ $(((D) \in (S)) \oplus (S) \neq 0)$ $((D) \in (S) = 0)$	Some l's	n (S) are 0 in, in (S) are 0 in
	$((D) \& (S) \neq 0)$ $(((D) \& (S)) \oplus (S) = 0)$ $\rightarrow CC$		in (S) are l in n (S) are l in
AND	(D) & (S) +D	Logical	
	(r <0) +C1 (r=0) +C2 (r>0) +C3	AND	

2|r| = absolute value of r.³g = quotient of division.

MACM	Operation	Name	Format
ANDCS	(D) & (S) ' →D	Logical	∦ SD
		AND with	
	For CC see AND.	Comple-	
		mented	
		Source	
IOR	(D) 1 (S) →D	an a	1 mm
* 0 * *		Logical Inclusive	#SD
		OR	
•	For CC see AND	Ngolo Jan Ma	
IORCS	(D)!(S)'+D	Logical	#SD
		Inclusive	
		OR with	
		Comple- mented	
		Source	
	For CC see AND	ατικα ∷μασ ^τ αδοποιο κζημο Τλαμόν Έγινα.	
000	forbourfactor		a second
AUR	(D) ● (S) → D	Logical	#SD
		Exclusive OR	
	For CC see AND	N, 2 X€	
	್ಲು ಎಲ್.ಎಲ್.ಶ್ ಇವರ್ ಇವರ್ ಶಾಸ್ತ್ರಾಗಿ ಕೊಡಿಸಿ ಕೊಡಿಸಿದ್ದು ಕೊಡಿಸಿದ್ದು ನಿಂದಿ ಕೊಡಿಸಿದ್ದು ನಿಂದಿ ಕೊಡಿಸಿದ್ದು ನಿಂದಿ ಕೊಡಿಸಿ		
XORCS	(D) 1 (S) '→D	Logical	\$SD
		Exclusive	
		OR with	
1		Comple-	
		mented	
	2010) 1910 - Carlos Carlos (Carlos Carlos (Carlos (Car	Source	
FADD	(D) + (S) →D	Floating	₹SD
		ADD	
	(r <0) -C1		
	(r=0) →C2		
	(z>0)-C3		
	(Overflow=1)+V and trap (Underflow=1)+U		
	1445145444W#4J#U		
FSUB	(D)-(S)+D	Floating	∮SD
		Subtract	
	For CC see FADD		
TARIAT			Bi #121 15111.
r riula	(D) * (S) → D	Ploating	\$SD
	For CC see FADD	Multiply	•
,	ఈ ∨్రాజా సాహా≊థా ఈ విధుస్తు, ఉంచే తెటిషిన్నుత్		
ETTY	(D) / (S) +D	Floating	∔ SD
1. But the W	, the second of the second	and after alle camp office accounts and	31 alter 1964.
1. M/ 4. W	For CC see FADD	Divide	31 abr-roun.

MNEM Operation	Name For	mat
AOS (D)+1+D	Add One #CS and Skip	;KÞ
if (CC=T), then (PC)+R+PC		
When skip condition is sa		
with the value in the R f	ield (0 to 7) of the	instruction
SOS (0)-1→D	Subtract #CS	skp
	One and	
	Skip	
if (CC=T), then (PC)+R+PC		
TSTS (D)→D	• Test and #CS	SKP
	Skip	
if (CC=T), then $(PC)+R+PC$		
AOJ (R)+1+R	Add One #Ci	JMP
	and Jump	
if (CC=T), then (D)+PC		
SOJ (R)-1→R	Subtract #C	TMP
	One and	
	Junp	
if (CC=T), then $(D) \rightarrow PC$		
사람은 전통 가장 가장 가장 가장 가장 가장 가장 가장 가지 않는다. 사람은 방법은 전 것은 것은 것은 것은 것은 것은 것은 것은 것을 하는 것이다.		a da ser a ser
t'stj (R)→R	Test and #CO	IMP
1993년 2월 19일 : 19일 - 19일 : 19g : 19 19일 : 19g : 19g 19g : 19g :	Jump	
if $(CC=T)$, then $(D) \rightarrow PC$		and
LSH Shift (D)+D	Logical #El Shift	PD, #LSH
The shift direction and t	he number of shifts (depend on
the sign and absolute val	ue of the number dete	ermined by
the EP in the S field of	the instruction.	
(r <0) +Cl		
· (r=0)+C2		
(r>0)+C3		
(last bit shifted o	ut)→C	
$(Overflow=1)^{1} \rightarrow V$		
	(D+1) Logical #E	PD, #LSHC
LSHC Shift Combined (D).	And the second s	
LSHC Shift Combined (D), $\rightarrow D \cdot D + 1$	Shift	
LSHC Shift Combined (D), +D,D+1	Shift Combined	
	Combined	

¹Overflow occurs (on left shifts and rotates only) whenever the value of the two most significant bits of (D) become unequal. Once V is set, it stays set. On a right shift or rotate, V is cleared.

numbe	Rotate (D)+D otate direction a ed depend on the r datermined by t tion.	sign and a	ber of bit	tto no dina
	$(r < 0) \rightarrow Cl$ $(r=0) \rightarrow C2$ $(r>0) \rightarrow C3$ (last bit rotate $(Overflow=1) l_{\rightarrow V}$	d out)→C		
ROTC	Rotate Combined →D,D+1 For explanation see ROT.		Rotate Combined	\$EPD, #ROTC
ASH	Shift Arithmetic For explanation see SH.	ally $(D) \rightarrow D$ and CC,	Arithmetic Shift	¥EPD, ¥AS
ASHC	Shift Arithmetic bined (D), (D+	1)+D,D+1	Arithmetic Shift Com- bined	∉epd, ≬ As
	For explanation see LSH.	and CC,		
of the	1+EBL ² BL is determined instruction is word denoted by EP is allowed to	as follows: taken, star EA, EP bit	the EA of ting from i locations	the harrinnia
	$\begin{array}{c} (EBL) \stackrel{3}{}_{5} (C) + C1 \\ (EBL) \stackrel{3}{}_{2} (C) + C2 \\ (EBL) \stackrel{3}{}_{6} (C) + C3 \\ (EBL) \stackrel{3}{}_{7} (C) + C3 \\ (EBL) \stackrel{3}{}_{7} (C) + C3 \end{array}$			
BICL	0→EBL For explanation a see BIS.	and CC,	Bit Clear i	EPD

the value of the two most significant bits of (D) become unequal. Once V is set it stays set. On a right shift or rotate, V is cleared.

²"EBL" = effective bit location.

³In here it is meant the (EBL) prior to change.

MNEM	Operation	Name	Format
BICM	(EBL) '+EBL	Bit Com- plement	∦ EPD
	For explanation and CC, see BIS.	brewette	
BICP	$(EBL) \frac{1}{6} (C) + C1$	Bit Copy	#EPD
1.	$(EBL) \frac{1}{1} (C) \rightarrow C2$ (EBL) $\frac{1}{\Theta} (C) \rightarrow C3$ (C) $\rightarrow EBL$		
1			
BIT	(EBL)→EBL For explanation and CC, see BIS.	Bit Test	\$epd
DY MO			
BIIC	(EBL)→EBL (EBL)'&(C)→C1 . (EBL)'1(C)+C2	Bit Test Complemen	#EPD t
	(EBL) '⊕(C) +C3 (EBL) '→C		
BIMS	(EBL) + (-SP)	Bit Move	\$EPD
The (H bit wo	BL) is pushed on the stack	to Stack as if it	were an 18-
BIMM	(%P)++EBL		
) * C, then 0+EBL e-1se 1+EBL	Bit Move to Memory	
	(D) →-(SP)	Mana	*EPD
the FR	s a move from memory to the pointer). EP is interprete field is interpreted as a	ed as a post post indi	s is implied at index and rect bit.
E1.2= i	f FR=0 when EA+EP else (EA+	EP)	
	For CC, see MOV.		
		Memory	
Chis in tion and	s a move from starck to memo nd CC, see Mov.	Move ry. For 1	urther explana
	if (CC=T) too, in all common	·	22 ma
BR :	if (CC=T) the (P(C)+(OFFS) +PC he branch condition is sati signed quantity) is added to	Branch	*BR

In here it is meant the (EBL) prior to change. -

1

JSR,	Tump to BETT	
JSP	Jump to #EPD	•
Special subroutine call, passe	Subroutine	an da munita
automatically. See Appendix E	a parameters to the	Stack
ANAL	Analyse #SD	
To be defined later.		
REPS	Repeat #REP	
	Single	
The EP is interpreted as an uns	signed integer repre	ļ
senting the repeat count "RC".	The repeat action	is
stopped when (RC=0)!(CC=T). W	hen REPS stops and	
$(CC=T) \leq (RC=0)$, then the remain	der of the repeat co	ount:
is pushed on the stack, i.e., Ro	C_{rem}^{\uparrow} -(SP).	
REPD	The second	
87964928. Kuri in an	Repeat #REP Double	
Repeat next two instructions.		
REPS.	for expranation, se	:6
IMP if (CC=T) the $(D) \rightarrow PC$	Jump #JMP	
Jump takes place when jump cond	lition is satisfied.	-
KCT if (CC=T) then Execute	Execute \$.TMP	
When condition satisfied, the i	Instruction denoted	by in
is executed.		~ (
KCTU if (CC=T) the Execute	Execute #JMP	
Undisturbed	Undis-	•
	turbed	
then condition satisfied, the	Instruction denoted	by
(1) is executed undisturbed, i.	A. the result of t	he
peration is not stored only th		

6.0 Register Seven

General register "R7" is used in the PDP-11 as the PC (program counter). Because of this, certain addressing modes are not advisable or lead to "selfdestruction" of the program. The table below shows this.

	ADDRE	SSING	MODES	FOR	R7
	an and the second state of the	Min to a second such such such	and the second secon	-	n Marine (1991) "Notices (Desconding and the St
	Sourc	e	Des	stina	ation
R7	0	x	R7		OK
e R7	0	K	@R7	•	Error
e (R7)	+ 0	K	e (R7)	: •. •	OK
8A (R)	7) 0	X	2A (R)	7)	OK
(R7)+	• 0	R.	(R7)4	þ	NR ¹
- (R7)	E	rror	- (R7)		Error
@- (R7) E	rror	e-(R7	7)	Error
A (R7)	0	R	A (R7)		OK

It is suggested not only to prevent the programmer from making these errors, but also to turn these faulty combinations into something useful.

See."

.

6.1 Use the destination mode (R7)+ the normal way except do not store the result of the operation. This way all binary instructions become "test immediate" instructions.

1"NR" = produces non-reentrant code.

6.2 Use the destination modes -(R7) and e-(R7) as flags indicating the following.

6.2.1 -(R7) Case

Consider the instruction a stack operation with the stack (i.e., there where R6 points to) as the destination and as source the contents of "(R5)+EN". The Effective Number "EN" is the contents of the S field of the instruction interpreted as an unsigned integer (i.e., from 0 to 63). The binary instructions look like:

(SP) Operation ((R5)+EN)+(SP)

6.2.2 @-(R7) Case

. .

> Operation similar to the -(R7) case except as source the contents of ((R5)+EN) is taken. Binary instructions look like:

(SP) Operation $e((R5)+EN) \rightarrow (SP)$

APPENDIX A

PROPOSED PDP-K INSTRUCTION SET

Count	Instruction	Description			Bit	Byte	Word	DW1	0₩ ²
	an a naran na darah saya saya kana da kana kana kana kana kana kana								
4	MOV	(S) →D	Моуе			1		1	V
4	COM	(D) - (S)	Compare			· · · · · · · · · · · · · · · · · · ·	V	l V	¥
4	COML	$(D) - (S)$, $(S+n)^{3} - (D)$	Compare with Limits			√	1	4	¥
1	ADD	(D) + (S) + D	Add				1		
1	SUB.	(D) - (S) + D	Subtract				1		
ī	MUL	(D) * (S) + D, D + 1	Multiply						
1	DIV	$(D), (D+1)/(S) \rightarrow D, D+1$	Divide						
1	IMUL	(D) * (S) → D	Integer Multiply				1.		
1	IDIV ·	(D)/(S)+D,D+1	Integer Divide						
	EXCH	(D) (S)	Exchange				1		
1	COML	$(D) \in (S) \rightarrow CC$	Compare Logical				1		
		((D) € (S)) ● (S) → CC							
	AND	(D) & (S) + D	And				1		
1	ANDCS	(D) € (S) '→D					1		
1	IOR	$(D) I (S) \rightarrow D$	Inclusive Or				. √ ,		
1	IORCS	(D) I (S) '+D							
1	XOR	(D) • (S) + D	Exclusive Or				V.		
ī	XORCS	(D) • (S) '+D							
2	FADD	(D) + (S) + D	Floating Add					v	ł
2	FSUB	$(D) - (S) \rightarrow D$	Floating Subtract					V	Ň
2	FMUL	$(D) * (S) \rightarrow D$	Floating Multiply					1	✓
2	FDIV	(D) / (S) + D	Floating Divide						
1	AOS	(D)+1+D, skip?	Add One and Skip					n de la composition de	
1	SOS	(D) - 1 + D, skip?	Subtract One and Skip	p			1		
1	TSTS	(D) + D, skip?	Test and Skip				\checkmark		

 1 DW = double

 $2_{QW} = quadruple word$

 3 S+n = next data word

-17-

Count	(astruction	Description	C	Bit	Byte	Word		(1)***
1	AOJ	(B) + 1 + D - ium 2	Add One and Jump					
1 1	SOJ	<pre>(R)+1→R, jump? (R)-1→R, jump?</pre>	Subtract One and Jump			J.		
1	TSTJ	$(\mathbf{R}) \rightarrow \mathbf{R}$, jump?	Test and Jump			J.		
.	1910	(R/-R, Jumpr	Teme and Damp					
1/2	LSH		Logical Shift			v ^c		
1/2	LSHC		Logical Shift Combined			1		
1/2	ROT		Rotate			1.		
1/2	RCTC		Rotate Combined			. 1		
1/2	ASH		Arithmetic Shift			√		
1/2	ASHC		Arithmetic Shift Combined			1		
1/2	BIMS	(EBL) +- (SP) 4	Bit Move to Stack	1				
1/2	BIMM	(SP)++EBL	Bit Move to Memory	1				
1/2	BIS	1+EBL1	Bit Set					
1/2	BICL	0+EBL	Bit Clear	1				
1/2	BICM	(EBL) ' +EBL	Bit Complement	1				
1/2	BÍCP	$(C)^{2}$ +EBL	Bit Copy	1				
1/2	BIT	$(EBL) + CC^3$	Bit Test	. ↓				
1/2	BITC	(EBL) '+CC	Bit Test Complement	1				
3	SMOV	$(D) + - (SP)^4$	Stack Move, Multiple Indexed				1	1
3	MMOV	(SP)++D	Memory Move, Multiple Indexed	1		· 🖌		1
•								
2	BR		Branch					
2	JSR, JSP		Subroutine Call					
1	ANAL		Analyze					
1/8	REPS	Repeat Single	Cond, N					
1/8	REPD	Repeat Double	Cond, N					
1/4	JMP	Jump	Cond, D					
1/4	XCT	Execute	Cond, D					
1/4	XCTU	Execute Undisturbed	Cond, D					
	•				1			
/64	TST	(D) +CC	Test		¥	¥	. V .	

LEBL = effective bit location

 $^{2}(C) = contents of carry, status bit.$

 $(^{3}CC = condition code)$

 4_{SP} = stack pointer

NAMES OF COMPANY OF CONTRACTOR		2 m a market a base of the transmission of the			ريدي بتبيتر سنداب المتعصب		1997 - 1997 - 1995 B
Count	(struction	Description	Bit	Byte	Word	DC	QUina
4/64	SETZ	0+D	Set to all Zeros	V 1		`¥	5 •1
1/64	SETPO	1+D	Set to Plus One				
1/64	SETMO	-1+D	Set to Minus One				
1/64	ADDC	(D) + (C) + D	Add Carry		.√		
1/64	SUBC	(D) - (C) + D	Subtract Carry		¥		
	* mo . a	(D) '→D	Take One's Complement				
1/64	TOC		Take Two's Complement		1	v V	•
3/64	TTC	(D) '+1+D	Take Iwo a Comprement			·	
1/64	CIFS	(D) +- (SP)	Convert Integer to Float. Single				
1/64	CIFD	$(D) \rightarrow - (SP)$	Convert Integer to Float. Double		¥ .		
1/64	DESI	$(D) \rightarrow - (SP)$	Convert Float. Single to Integer			1	
1/64	CPSD	(D) →- (SP)	Convert Float. Single to Float. D.			1	
1/64	CFDI	$(D) \rightarrow - (SP)$	Convert Float. D. to Integer		1. 1	1	
1/64	CFDS	(D) +- (SP)	Convert Float. D. to Float. S.				
1/64	INCBP		Increment Byte Pointer	1			
1/64	DECBP		Decrement Byte Pointer				
1/04	UNCOL						
1/256	MCCS	$(CC) \rightarrow -(SP)$	Move CC to Stack				
1/256	MCCC	(CC)+C	Move CC to C Bit				
1/4096		(SP)++C	Move Stack to C Bit			÷ .	•
3 AC A	NECH	(D)⊋(D+n)	Next Exchange		.√	. 1	1
3/64		((D)=0)⇒(SP)++D	Lock		. √		
1/64	LOCK				1.4		

-19-

APPENDIX B

PDP-K Byte Handling

The PDP-K will handle bytes in the same manner as the PDP-10. The format of the byte instructions will be similar to all other instructions.



The possible OC's are MOVY, COMY, and COMLY.

The S and D fields are identical in format and define the locations of the source and destination byte pointers "SYP and DYP". The S and D fields are interpreted the same way as the EP field, described in section 2.0 and as shown below.



The locations of the SYP (source byte pointer) and the DYP (destination byte pointer) are determined by the contents of the EP's of the S and D fields of the instructions. The free bits "FR" are used to allow for incrementing the byte pointer.

The formats of the SYP and DYP are identical and shown below.



- Field Description
- YP The position of the first bit of the byte in the double word addressed by YL.

YS The length of the byte in bits.

YL YL is interpreted as a regular destination and denotes the location of the double word containing the byte.

APPENDIX C

Condition Codes '

The PDP-K condition code differs from the PDP-11 because of the special requirements imposed by the single bit diddling instructions¹ of PDP-K. The instructions making use of the condition code have 4 bits to specify the condition. The function of 4 of the condition code flip-flops will be discussed below.



Cl:		arithmetic single bit	
C2:		arithmetic single bit	

- C3: indicates ">" in arithmetic operations indicates "0" in single bit operations
- C: carry bit also used as test bit in single bit operations

In arithmetic operations the flip-flops Cl, C2, C3 and C are used as listed in the table below and interpreted as follows. Cl=1 when the result is <0; C2=1 when result =0; C3=1 when result >0, and C=1 when there is a carry or when there is no borrow.

In the case of bit diddling, the flip-flops are used as follows:

(EBL)² (C)³+C1 (EBL)!(C)+C2 (EBL)•(C)+C3 (EBL)+C

é.

¹See Appendix A instructions BIS, BICL, BICD, BIT, BITC and BICP.
²EBL = contents of Effective Bit Location, complemented when the BTC (bit test complement) instruction is used.

 $^{3}(C) = contents of the carry flip-flop.$

The operation above allows all 16 boolean operators between 2 variables directly and allows complex boolean equations to be evaluated easily.

The interpretation of the contents of the flip-flops Cl, C2 and C3 for signed arithmetic and bit didling is shown below and required 8 "condition code combinations" out of the 16 total.

•	£ < Cl	! = C2	• > C3	Signed Arithmetic Interpretation		Bit Diddling Interpretation	
0	0	0	0	False	BNOT		•
1	• 0 • •	0	1	>	BGT		BXOR
2	0	1	0	=	BEQ		BIOR
3	0	1	1	2	BGE ⁴	6 1.000	BNAND
4	1	0	Ö	<	BLT	& .	BAND
5	1	0	1	*	BNE	1 *	BNIOR
6	• 1	1	0	5	BLE	• 1	BNXOR
7	1	1	1	True	BRA	True	BRA

TABLE C1

The remaining 8 combinations are used as shown in the table below. Together with the BEQ and BNE conditions from above they contain all conditions for unsigned arithmetic.

	Special Condition Interpretation		Unsigne Arithme Interpi	ed etic retation
0	Repeat count = 0	BZR		
1		•	>	BHI
2	Overflow	BOV		
3	No Carry	BNCA	2	BHIE
4	Carry	BCA	<	BLO
5	No Overflow	BNOV	•	
6			. ട	BLOE
7	Repeat count = 0	BNZR		

TABLE C2

APPENDIX D

Instruction Formats

D.1 Format #SD, Source Destination

Instruction has 3 fields of 6 bits



The S and D fields have the same format as shown below.



R = register field M = mode field

D.2 Format #CSKP, Conditional Skip

Instruction has 4 fields. The SC field (skip condition) is interpreted as in Table Cl of Appendix C. The R field contains the number of words to be skipped (from 0 to 7).



D.3 Format #CJMP, Conditional Jump

This instruction has 4 fields. The JC field contains the jump condition, interpreted as shown in Table Cl of Appendix C. The R field denotes the register to be tested after an increment (decrement or test).



D.4 Format #EPD, Effective Position-Destination



D is a regular destination field, EP is a regular effective position field.

D.5 Format #LSH, Logical Shift

۰.



D.6 Format #LSHC, Logical Shift Combined



-27-

D.7 Format #ROT, Rotate



D.8 Format #ROTC, Rotate Combined







D.10 Format #ASHC, Arithmetic Shift Combined





single/double bit

D.13 Format #JMP, Jump



APPENDIX E

Subroutine Calls

Besides the standard PDP-11 JSR, the PDP-K will have a more powerful subroutine call. This new call "JSP" (Jump to Subroutine with Parameters) automatically passes parameters to the stack and does "stack house-keeping" in such a way that subroutine returns can be done in a trivial way while the stack is "cleaned up" automatically.

The format of the call is #EPD where the EP field is interpreted as the number of parameters to be pushed on the stack. Register R5 is used to point to the first passed parameter after it has been pushed on the stack. The example below shows how the JSP could be implemented. Note that in addition to the parameters themselves, three other quantities have to be pushed on the stack to allow for automatic updating upon return from the subroutine.

- 1. The number of parameters "NP"
- 2. A link to the previous call "LNK"
- 3. The return address "RA"

Below is shown how the JSP actually operates. The left stack shows the situation just prior to the call of subroutine 2, the right stack shows the situation just after the call.



Stack just prior to the call "JSP n, SUB2" Stack just after the call "JSP n, SUB2" The passing on of parameters which are passed as parameters is taken care of by giving the to-be-passed-on parameter an address relative to the parameter pointer, i.e., (R5). A parameter following a subroutine call is considered a "new" parameter when its value is >64 and a passed parameter otherwise. See example below: otherwise. See example below:

JSP	n,SUB1 /call	SUBL with n parameters				
P1.0						
P1.1						
P1.n-1						
SUB1,	440 400 400 400 400					
	JSP m, SUB2	/call SUB2 with m				
	P2.0	/parameters				
	P2.1					
	P2.2					
	1	/parameter < 63 so it				
	P2.4	is interpreted as a				
	* • · ·	passed parameter, not				
	\$2.m-1	"1" but ((R5)+1) will				
		be pushed on the stack.				
		This is just parameter				
		Pl.1 of the previous				
		call.				